Skip to content
Snippets Groups Projects
Commit 3805b935 authored by Reinier van der Walle's avatar Reinier van der Walle
Browse files

corrected hdllib

parent 840b7011
No related branches found
No related tags found
Pipeline #49678 failed
Stage: linting
Stage: simulation
Stage: synthesis
Hide whitespace changes
Inline Side-by-side
libraries/io/eth/hdllib.cfg
+ 0
− 1
View file @ 3805b935
...@@ -28,7 +28,6 @@ synth_files = ...@@ -28,7 +28,6 @@ synth_files =
src/vhdl/eth_tester_tx.vhd src/vhdl/eth_tester_tx.vhd
src/vhdl/eth_tester_rx.vhd src/vhdl/eth_tester_rx.vhd
src/vhdl/eth_tester.vhd src/vhdl/eth_tester.vhd
src/vhdl/eth_tester_axi4_wrapper.vhd
src/vhdl/eth_tester_vivado_ip_wrapper.vhd src/vhdl/eth_tester_vivado_ip_wrapper.vhd
test_bench_files = test_bench_files =
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment