Skip to content
Snippets Groups Projects
Commit 240c5751 authored by Job van Wee's avatar Job van Wee
Browse files

Ready for review.

parent f7e00a71
No related branches found
No related tags found
1 merge request!236Resolve L2SDP-704
Pipeline #28556 passed
...@@ -18,12 +18,12 @@ ...@@ -18,12 +18,12 @@
-- --
------------------------------------------------------------------------------- -------------------------------------------------------------------------------
-- Author: Job van Wee -- Author: Job van Wee
-- Purpose: Folding a stream of data into a mm data configuration so it can be -- Purpose: when there is output this component will turn it back into a
-- stored in a DDR RAM-stick. -- sosi arr.
-- --
-- Description: -- Description:
-- First the data from the ddr memory gets resized into its original size -- The data from the ddr memory gets resized into its original size and gets
-- after that the data gets assigned a bsn. -- back its bsn.
-- --
-- Remark: -- Remark:
-- Use VHDL coding template from: -- Use VHDL coding template from:
......
...@@ -18,11 +18,10 @@ ...@@ -18,11 +18,10 @@
-- --
------------------------------------------------------------------------------- -------------------------------------------------------------------------------
-- Author: Job van Wee -- Author: Job van Wee
-- Purpose: Resize the input data vector so that the output data vector can be -- Purpose: Spread out the input sosi over a sosi array.
-- stored into the ddr memory.
-- --
-- Description: -- Description:
-- The input data gets resized and put into the output data vector. -- The input sosi gets split up and spread out over the sosi array.
-- --
-- Remark: -- Remark:
-- Use VHDL coding template from: -- Use VHDL coding template from:
......
...@@ -18,11 +18,13 @@ ...@@ -18,11 +18,13 @@
-- --
------------------------------------------------------------------------------- -------------------------------------------------------------------------------
-- Author: Job van Wee -- Author: Job van Wee
-- Purpose: Resize the input data vector so that the output data vector can be -- Purpose: resize the data into a single sosi with a width of g_out_data_w.
-- stored into the ddr memory.
-- --
-- Description: -- Description:
-- The input data gets resized and put into the output data vector. -- The data gets collected into a vector(c_v) and from this vector the output
-- data gets read. When the reading passes the halfway point of c_v new data
-- is requested and the whole vector shifts g_in_data_w amount of bits to fit
-- the new data at the end.
-- --
-- Remark: -- Remark:
-- Use VHDL coding template from: -- Use VHDL coding template from:
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment