pinning design final

boards/uniboard2/designs/unb2_pinning/build/quartus/unb2_pinning.qsf

@@ -1035,9 +1035,10 @@ set_location_assignment PIN_M16 -to MB_EVENT
 
 
 
-set_global_assignment -name DEVICE 10AX115U3F45I2LG
+#set_global_assignment -name DEVICE 10AX115U3F45I2LG
 #set_global_assignment -name DEVICE 10AX115U4F45I3SGES
-#set_global_assignment -name DEVICE 10AX115U4F45I3SG
+#set_global_assignment -name DEVICE 10AX115U4F45I2SGES
+set_global_assignment -name DEVICE 10AX115U4F45I3SG
 
 
 
@@ -1619,6 +1620,9 @@ set_global_assignment -name EDA_IBIS_SPECIFICATION_VERSION 5P0 -section_id eda_b
 
 
 
+
+
+
 set_global_assignment -name VHDL_FILE ../../../../../../../../UniBoard/trunk/Firmware/modules/MegaWizard/mem/ram_cr_cw.vhd
 set_global_assignment -name VHDL_FILE ../../../../../../../../UniBoard/trunk/Firmware/modules/MegaWizard/mem/ram_crw_crw.vhd
 set_global_assignment -name VHDL_FILE ../../../../../../../../UniBoard/trunk/Firmware/modules/common/src/vhdl/common_ram_crw_crw_a_stratix4.vhd
@@ -1660,5 +1664,4 @@ set_global_assignment -name SIP_FILE ../../src/ip/ddr4.sip
 set_global_assignment -name VHDL_FILE ../../src/vhdl/unb2_pinning.vhd
 set_global_assignment -name SOURCE_FILE db/unb2_pinning.cmp.rdb
 set_global_assignment -name SDC_FILE ../../src/sdc/unb2_pinning.sdc
-
-set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
+set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
\ No newline at end of file