Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
0aa164de
Commit
0aa164de
authored
2 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
No functional change, reg_hdr_dat_eth_0 and reg_hdr_dat_eth_1 ports got moved.
parent
cfa38e33
No related branches found
No related tags found
1 merge request
!294
Resolve L2SDP-837
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
boards/uniboard2c/designs/unb2c_test/src/vhdl/qsys_unb2c_test_pkg.vhd
+14
-14
14 additions, 14 deletions
...ard2c/designs/unb2c_test/src/vhdl/qsys_unb2c_test_pkg.vhd
with
14 additions
and
14 deletions
boards/uniboard2c/designs/unb2c_test/src/vhdl/qsys_unb2c_test_pkg.vhd
+
14
−
14
View file @
0aa164de
...
...
@@ -312,6 +312,13 @@ PACKAGE qsys_unb2c_test_pkg IS
reg_bsn_monitor_v2_tx_eth_1_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_bsn_monitor_v2_tx_eth_1_read_export
:
out
std_logic
;
-- export
reg_bsn_monitor_v2_tx_eth_1_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_hdr_dat_eth_1_reset_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_clk_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_address_export
:
out
std_logic_vector
(
4
downto
0
);
-- export
reg_hdr_dat_eth_1_write_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_hdr_dat_eth_1_read_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_strobe_total_count_rx_eth_1_reset_export
:
out
std_logic
;
-- export
reg_strobe_total_count_rx_eth_1_clk_export
:
out
std_logic
;
-- export
reg_strobe_total_count_rx_eth_1_address_export
:
out
std_logic_vector
(
4
downto
0
);
-- export
...
...
@@ -340,6 +347,13 @@ PACKAGE qsys_unb2c_test_pkg IS
reg_bsn_monitor_v2_tx_eth_0_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_bsn_monitor_v2_tx_eth_0_read_export
:
out
std_logic
;
-- export
reg_bsn_monitor_v2_tx_eth_0_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_hdr_dat_eth_0_reset_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_clk_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_address_export
:
out
std_logic_vector
(
6
downto
0
);
-- export
reg_hdr_dat_eth_0_write_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_hdr_dat_eth_0_read_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_strobe_total_count_rx_eth_0_reset_export
:
out
std_logic
;
-- export
reg_strobe_total_count_rx_eth_0_clk_export
:
out
std_logic
;
-- export
reg_strobe_total_count_rx_eth_0_address_export
:
out
std_logic_vector
(
6
downto
0
);
-- export
...
...
@@ -368,20 +382,6 @@ PACKAGE qsys_unb2c_test_pkg IS
reg_fpga_voltage_sens_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_fpga_voltage_sens_read_export
:
out
std_logic
;
-- export
reg_fpga_voltage_sens_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_hdr_dat_eth_0_reset_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_clk_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_address_export
:
out
std_logic_vector
(
6
downto
0
);
-- export
reg_hdr_dat_eth_0_write_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_hdr_dat_eth_0_read_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_0_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_hdr_dat_eth_1_reset_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_clk_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_address_export
:
out
std_logic_vector
(
4
downto
0
);
-- export
reg_hdr_dat_eth_1_write_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_writedata_export
:
out
std_logic_vector
(
31
downto
0
);
-- export
reg_hdr_dat_eth_1_read_export
:
out
std_logic
;
-- export
reg_hdr_dat_eth_1_readdata_export
:
in
std_logic_vector
(
31
downto
0
)
:
=
(
others
=>
'X'
);
-- export
reg_heater_reset_export
:
out
std_logic
;
-- export
reg_heater_clk_export
:
out
std_logic
;
-- export
reg_heater_address_export
:
out
std_logic_vector
(
4
downto
0
);
-- export
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment