Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
eeaceac60c5b0540eb2c53d310be57fe051c69a6
Select Git revision
Branches
4
L2SDP-LIFT
L2SDP-1113
master
default
protected
HPR-158
4 results
hdl
libraries
io
fpga_sense
src
vhdl
fpga_sense.vhd
Find file
Blame
Permalink
3 years ago
eeaceac6
added temp alarm to fpga_sense
· eeaceac6
Reinier van der Walle
authored
3 years ago
eeaceac6
History
added temp alarm to fpga_sense
Reinier van der Walle
authored
3 years ago
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
fpga_sense.vhd
7.26 KiB
Edit
Open in Web IDE
.
Quickly and easily edit multiple files in your project.
Edit single file
Edit this file only.
Reinier van der Walle authoredReinier van der Walle authored