Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
4bb16a0f0029cab958b75541996470c788ccd4d3
Select Git revision
Selected
4bb16a0f0029cab958b75541996470c788ccd4d3
Branches
4
master
default
protected
L2SDP-LIFT
L2SDP-1113
HPR-158
5 results
Show more breadcrumbs
hdl
libraries
technology
ip_arria10_e1sg
ddio
generate_ip.sh
generate_ip.sh
Find file
Blame
8 years ago
4bb16a0f
IP for unb2b FPGA Arria 10 version e1sg
· 4bb16a0f
Jonathan Hargreaves
authored
8 years ago
4bb16a0f
History
IP for unb2b FPGA Arria 10 version e1sg
Jonathan Hargreaves
authored
8 years ago
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
Jonathan Hargreaves authoredJonathan Hargreaves authored