Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
08d9a16e8f3ad2c16d587f3d0024de3f6fedb1d9
Select Git revision
Selected
08d9a16e8f3ad2c16d587f3d0024de3f6fedb1d9
Branches
4
master
default
protected
L2SDP-LIFT
L2SDP-1113
HPR-158
5 results
Show more breadcrumbs
hdl
libraries
technology
ddr
tech_ddr_stratixiv.vhd
tech_ddr_stratixiv.vhd
Find file
Blame
Edit
Open in Web IDE
.
Quickly and easily edit multiple files in your project.
Edit single file
Edit this file only.
File actions
Find file
t
Blame
Copy permalink
y
Copy contents
Open raw
Download
10 years ago
ade1b60b
Fixed connections to single rank memory
· ade1b60b
Zanting
authored
10 years ago
ade1b60b
History
Fixed connections to single rank memory
Zanting
authored
10 years ago
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
query.py
6.25 KiB
