Skip to content
Snippets Groups Projects
Commit bc0a21ee authored by Jan David Mol's avatar Jan David Mol
Browse files

Merge branch 'L2SS-733-fix-sdp-points' into 'master'

L2SS-733: Match SDPTR interface again

Closes L2SS-733

See merge request !297
parents d5e9d2d8 37df8026
No related branches found
No related tags found
1 merge request!297L2SS-733: Match SDPTR interface again
......@@ -165,9 +165,8 @@ class SDP(opcua_device):
FPGA_jesd204b_rx_err1_R = attribute_wrapper(comms_annotation=["FPGA_jesd204b_rx_err1_R"], datatype=numpy.uint32, dims=(S_pn, N_pn))
FPGA_signal_input_bsn_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_bsn_R"], datatype=numpy.int64, dims=(N_pn,))
FPGA_signal_input_nof_blocks_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_nof_blocks_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_nof_packets_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_nof_packets_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_nof_samples_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_nof_samples_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_nof_err_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_nof_err_R"], datatype=numpy.int32, dims=(N_pn,))
FPGA_signal_input_samples_delay_R = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_R"], datatype=numpy.uint32, dims=(S_pn, N_pn))
FPGA_signal_input_samples_delay_RW = attribute_wrapper(comms_annotation=["FPGA_signal_input_samples_delay_RW"], datatype=numpy.uint32, dims=(S_pn, N_pn), access=AttrWriteType.READ_WRITE)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment