Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
tango
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira issues
Open Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
LOFAR2.0
tango
Commits
bc0a21ee
Commit
bc0a21ee
authored
2 years ago
by
Jan David Mol
Browse files
Options
Downloads
Plain Diff
Merge branch '
L2SS-733
-fix-sdp-points' into 'master'
L2SS-733
: Match SDPTR interface again Closes
L2SS-733
See merge request
!297
parents
d5e9d2d8
37df8026
No related branches found
No related tags found
1 merge request
!297
L2SS-733: Match SDPTR interface again
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
tangostationcontrol/tangostationcontrol/devices/sdp/sdp.py
+1
-2
1 addition, 2 deletions
tangostationcontrol/tangostationcontrol/devices/sdp/sdp.py
with
1 addition
and
2 deletions
tangostationcontrol/tangostationcontrol/devices/sdp/sdp.py
+
1
−
2
View file @
bc0a21ee
...
...
@@ -165,9 +165,8 @@ class SDP(opcua_device):
FPGA_jesd204b_rx_err1_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_jesd204b_rx_err1_R
"
],
datatype
=
numpy
.
uint32
,
dims
=
(
S_pn
,
N_pn
))
FPGA_signal_input_bsn_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_bsn_R
"
],
datatype
=
numpy
.
int64
,
dims
=
(
N_pn
,))
FPGA_signal_input_nof_
block
s_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_nof_
block
s_R
"
],
datatype
=
numpy
.
int32
,
dims
=
(
N_pn
,))
FPGA_signal_input_nof_
packet
s_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_nof_
packet
s_R
"
],
datatype
=
numpy
.
int32
,
dims
=
(
N_pn
,))
FPGA_signal_input_nof_samples_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_nof_samples_R
"
],
datatype
=
numpy
.
int32
,
dims
=
(
N_pn
,))
FPGA_signal_input_nof_err_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_nof_err_R
"
],
datatype
=
numpy
.
int32
,
dims
=
(
N_pn
,))
FPGA_signal_input_samples_delay_R
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_samples_delay_R
"
],
datatype
=
numpy
.
uint32
,
dims
=
(
S_pn
,
N_pn
))
FPGA_signal_input_samples_delay_RW
=
attribute_wrapper
(
comms_annotation
=
[
"
FPGA_signal_input_samples_delay_RW
"
],
datatype
=
numpy
.
uint32
,
dims
=
(
S_pn
,
N_pn
),
access
=
AttrWriteType
.
READ_WRITE
)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment