Skip to content
Snippets Groups Projects
Commit 6a921406 authored by Thomas Juerges's avatar Thomas Juerges
Browse files

CLK_PLL_locked_R is not an array but a scalar

parent a869570e
No related branches found
No related tags found
No related merge requests found
......@@ -95,8 +95,7 @@ class RCUSCC(Device):
)
CLK_PLL_locked_R = attribute(
dtype=('DevLong64',),
max_dim_x=32,
dtype='DevLong64',
)
# Dither_Frequency_R = attribute(
......@@ -153,7 +152,7 @@ class RCUSCC(Device):
self._Attenuator_RW = ((0,),)
self.attribute_mapping["Attenuator_RW"] = {}
self._CLK_PLL_locked_R = ((0,),)
self._CLK_PLL_locked_R = 0
self.attribute_mapping["CLK_PLL_locked_R"] = {}
self._Band_R = ((0,),)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment