Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository
9bcacf7ae45975774d5bdd06d03ede11d4d42349
Select Git revision
Selected
9bcacf7ae45975774d5bdd06d03ede11d4d42349
Branches
5
master
default
protected
L2SDP-1131
L2SDP-LIFT
L2SDP-1137
HPR-158
6 results
hdl
libraries
technology
ddr
ddr
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download this directory
zip
tar.gz
tar.bz2
tar
Download
Download source code
zip
tar.gz
tar.bz2
tar
Code
Clone with SSH
Clone with HTTPS
Actions
Copy permalink
y
Compare
changes mostly in cfg and tcl files for running commandline tools
Pieter Donker
authored
Oct 21, 2019
9bcacf7a
History
9bcacf7a
Oct 21, 2019
History
Code owners
Assign users and groups as approvers for specific file changes.
Learn more.
Name
Last commit
Last update
..
hdllib.cfg
sim_ddr.vhd
tech_ddr.vhd
tech_ddr_arria10.vhd
tech_ddr_arria10_e1sg.vhd
tech_ddr_arria10_e3sge3.vhd
tech_ddr_component_pkg.vhd
tech_ddr_mem_model.vhd
tech_ddr_mem_model_component_pkg.vhd
tech_ddr_pkg.vhd
tech_ddr_stratixiv.vhd