Skip to content
Snippets Groups Projects

Repository graph

You can move around the graph by using the arrow keys.
Select Git revision
  • HPR-158
  • L2SDP-1082
  • L2SDP-LIFT
  • master default protected
4 results
Created with Raphaël 2.2.020Oct19181615141312987652130Sep2928252422161511109874329Aug272524212019181714131211105431Jul3028232221201615141310987632130Jun29262524232219181716151211Added usage comment.Added usage comment.Added first version for digital receiver UNB1 back nodeAdded modules to OA libraryAdd eth Stats and stp for monitoringConnect temp part of FPGA sensors to reg_fpga_sens_mosi.Use reg_fpga_temp_sens_adr_w for temp part of FPGA sensors.Cosmetic.Cosmetic.Added missing ip_arria10_phy_10gbase_r_48 value to hdl_lib_uses_synth key.Added and pass on g_technology.Corrected comma.Added and pass on g_technology.Added and pass on g_technology.Added and pass on g_technology.Removed common_top.vhd and dp_top.vhd from the hdllib.cfg. Such top level components for trial synthesis need to have their own unb1_<name> or unb2_<name> or stratixiv_<name> directory with hdllib.cfg in designs/.Corrected .vhd extensions for test_bench_files.SVN copied data and hex directories so that they can be referred to from $RADIOHDL instead of from $UNB.SVN copied all VHDL files that were still referred to from $UNB to $RADIOHDL.Use relative path instead of absolute path with $SVN, because this avoids need for definition of $SVN.python tc_unb1_test_ddr.py --unb 0 --bn 1 -v 5 -s I,II --rep 1 -n 10000000, went OK on hardware.Removed hierarchy layer ddr_stream.vhd.Removed unused reorder_lib.Commented modelsim_compile_ip_files because there is no simulation model for the FPGA voltage sensor IP.Added simple simulation model for voltage sensor.Added u_mm_file_reg_fpga_voltage_sens and renamed u_mm_file_reg_fpga_temp_sens.Commented modelsim_compile_ip_files, because there is no simulation model for the IP.Added PMBUS with H pull up, but connected no slaves yet.Added func_i2c_calculate_clk_cnt with bit_rate_in_kHz argument.On hardware always generate 1GbE for MM control. In simulation only use 1GbE for streaming DP data offload (or on load) via 1GbE.Map g_pulse_phase = phs natural range to equivalent integer range of c_pulse_init that is used by g_init of common_counter to avoid truncation warning for conversion to slv.Use g_pulse_phase defines when the first pulse occurs after rst release.SVN copied tb_common_pulser.vhd to RadioHDL.SVN copied common_pulser.vhd to RadioHDL.SVN moved i2c_pkg.vhd to RadioHDL.restore default ip_stratixiv for unb 1Improved coding of c_nof_streams_1GbE and c_revision_select.use_streaming_1GbE.Renamed use_1GbE field in use_streaming_1GbE, only TRUE when 1GbE offload is used. Added filename prefix to func_sel_revision_rec.Corrected i_mm_clk --> mm_clk.Removed unused and obsolete constants c_unb1_board_use_phy_* and c_unb1_board_signature_*.