Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Graph
e50aab24a6fbb597291ce8b332bdb587faab8487
Select Git revision
Branches
3
HPR-158
L2SDP-LIFT
master
default
protected
3 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
20
Apr
19
18
14
13
12
11
10
7
6
4
3
31
Mar
30
29
28
27
25
24
23
22
21
20
17
16
15
14
13
10
8
6
3
2
1
28
Feb
27
24
23
22
21
17
16
15
14
13
9
8
7
6
4
3
2
1
26
Jan
25
24
19
18
17
12
11
4
2
23
Dec
22
21
20
19
16
15
8
7
5
2
1
30
Nov
29
28
25
24
22
21
18
17
16
14
13
9
8
7
4
3
2
1
31
Oct
28
27
26
25
24
21
20
19
18
17
Also support g_dont_flip_channels for gen_two_real.
Added description of g_dont_flip_channels
Corrected src_in default is c_dp_siso_rdy.
Removed synthesis keys from this base design. Synthesis is done with the reveisions.
Added use of dp_throttle_xon. Many more improvements.
Removed unused ID port on node_apertif_unb1_correlator_processing instance.
Cosmetic corrections to generic dependency of c_nof_deinterleaved_streams and g_data_w of u_dp_fifo_sc_bsn
Removed unused g_accu_nof_samples.
Investigate using input clipping or wrapping for the correlator input.
Commit of rbf files that were created by Hajee on or before 26th of January 2017.
Added images directory for rbf files
-Added command block for fiber delay compensation.
read memory map after loading image
-daniel in a hurry
-Commented out auto-PAC-reset part.
-Fixed path. For real this time.
-Fixed path.
-Added peripheral to set 1GbE headers.
Added rule to compile VHDL file only in one library. Explained tb/vhdl and src/vhdl sub directories.
Added description of quit -sim and quit -f to section 6c.
Cosmetic detail.
Improved by adjusting c_nof_block_on := g_nof_block_on-1. Added verify g_block_size=1,2,3 in tb_tb.
Improved section 6b) on simulation and 7 on synthesis.
Clarified use of 'mk' in section 6b) Compilation and makefiles.
Added overload function common_math_create_look_up_table_cos/sin with amplitude, frequency and phase parameters.
Renamed dp_block_gen_arr.vhd into more appropriate dp_block_gen_valid_arr.vhd.
Renamed dp_block_gen_arr.vhd into more appropriate dp_block_gen_valid_arr.vhd.
Only default assign snk_in.bsn/channel to src_out when g_preserve_bsn/channel=TRUE, to avoid unnecessary toggling.
Added snk_out, fixed support for g_nof_data=2.
Only cosmetic changes. Improved description and comments.
-Added author.
-Corrected wrong BG output block size / duty cycle.
-Forwarding XON.
-Increased witdh of gap setting (and others) to 24 bits as 16 bits is not
-Added a comment linte.
-Added fiber delay compensation:
-Added fringe_stop to hdllib.cfg.
-Fixed register name.
-Defaulted monitor inputs to 0.
-Added dp_xonoff_iab_i register.
Loading