Skip to content
Snippets Groups Projects

Repository graph

You can move around the graph by using the arrow keys.
Select Git revision
  • HPR-158
  • L2SDP-1082
  • L2SDP-LIFT
  • master default protected
4 results
Created with Raphaël 2.2.020Dec1918730Nov2423222120151413128762131Oct26252423222019171611109543228Sep272625212019181413126531Aug3029282524222118171615141098731Jul27262565427Jun2115141312752125May242317151110982126Apr25201817117654331Mar3028272322212017161514107227Feb242322211716159872131Jan2725242319Support no plot in zplane().Support show argument in plot_iir_filter_analysis().Added IIR section.Merge branch 'RTSD-229' into 'master'Merge branch 'master' into RTSD-209RTSD-209: See README for reason distinction (lofar2 vs alma). Intended to be top-level entity for synthesis with alma par to investigate resource usage, timing paths and max clockfreq for iwave Agilex 7. Currently the same as lofar2. Added with multiple comment with which par have to be changed.RTSD-209: See README for reason distinction (lofar2 vs alma). Added synthesis project for wpfb_unit_dev.vhd to investigate resource usage, timing paths and max clockfreq for iwave Agilex 7 with lofar2 par.RTSD-209: Added synthesis project for wpfb_unit_dev.vhd to investigate resource usage, timing paths and max clockfreq for iwave Agilex 7.Write about synthesis (folder), critical warnings and it is fully adapted for the Agilex 7. Most important results are refered.Add plot_iir_filter_analysis() based on LTF-IIR-allgemein.ipynbcode from https://github.com/chipmuenk .Original file from https://github.com/chipmuenk.set new path for vhdl_styleMerge branch 'master' of git.astron.nl:rtsd/hdlRTSD-209: tech_memory_ram_crwk_crw - For agilex 7 (agi027_xxxx) is also the ip_agi027_xxxx_ram_rw_rw added, but it is only supporting clock_b and a ratio of 1 . Added library ip_agi027_xxxx_ram_lib. So it can be used in the diag_databuffer.Fix 'can be created -> can be used'.fix typoAdded remark for reason why ip_agi027_xxxx_ram_rw_rw is added to tech_memory_ram_crw_crw and to tech_memory_ram_crwk_crw.Merge branch 'RTSD-162' into 'master'Correct docstring of is_even() and is_odd().Add Hilbert.Updates.Add hilbert_response()RTSD-209: Fix g_in_dat_a -> g_in_dat_b for datab in component lpm_mult.RTSD-209: Fix missing part "_dev" in entity and architecture names due to simulation error.Merge branch 'HPR-131' into 'master'processed review commentsMerge branch 'master' into HPR-131added testbench for rdma_packetiser_assemble_headerMerge branch 'RTSD-118' into 'master'Corrected phase correction in fourier_interpolate().Clarify fftshift for N is even and odd.Corrected phase correction in fourier_interpolate().Try DSP in Python.dop436Merge branch 'master' of git.astron.nl:rtsd/hdlcreated folder for student projectsCaptured ICD text for FPGA_beamlet_output_nof_beamlets_RW, for reference in case it needs t obe implemented in future.Merge branch 'HPR-130' into 'master'corrected commentremoved tb_tb from hdllib as it's not finished yet.HPR-130: