Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository graph
Repository graph
You can move around the graph by using the arrow keys.
6d9f4b2e22ecc7091fca3638b64638dc0e62b5d4
Select Git revision
Branches
4
HPR-158
L2SDP-1082
L2SDP-LIFT
master
default
protected
4 results
Begin with the selected commit
Created with Raphaël 2.2.0
11
Sep
10
9
8
7
4
3
29
Aug
27
25
24
21
20
19
18
17
14
13
12
11
10
5
4
31
Jul
30
28
23
22
21
20
16
15
14
13
10
9
8
7
6
3
2
1
30
Jun
29
26
25
24
23
22
19
18
17
16
15
12
11
10
9
8
5
4
3
2
31
May
29
28
27
26
22
21
20
15
14
13
12
11
8
7
6
4
1
update
different bus widths for testing
6xQSFP, 24xBCK
10GbE testing update
10GbE settings
for mm_clk default using fpll
testing different channel configs
-Commented out pipeline stage between mesh and BF as it caused errors.
-Disconnected MM control bus to relax timing.
-Added unb1_board.sdc.
-Added DDR3 controller-generated clock (4G single rank).
deleted because correct name is ip_arria10_pll_xgmii_mac_clocks.qsys
-Cleaned code.
-Fixed comment.
-Fixed comment.
-Added generated HEX file for 16b subband selection (out=in, no reordering).
-Added Second ss_parallel stage (+ FIFOs and 16b->8b->16b rewiring) to top
-Renamed Python file to generate HEX files.
-Changed names/paths of generated HEX files in preperation for the second set
-SVN copied gen_hex_files_ss_parallel.py.
-Added SDC file include!
-Set base IP range to 10.195.xx.yy.
Create unb1_rfidb initial design (sim and synth tested OK)
Correct library name (uorl => detector_lib)
-Ported tb_aartfaac_sdo.vhd to RadioHDL. Sim compiles and runs OK.
-Copied dp_stream_player.vhd to RadioHDL.
-Set g_sim_flash_model to FALSE by default as it causes sim issues in multi
-SVN copied tb_aartfaac_sdo to RadioHDL.
-Ported aartfaac_fn_sdo to RadioHDL:
-Modified source to be RadioHDL compatible;
-Fixed path.
-Added dir struct and copied files over from $AARTFAAC to $RADIOHDL.
-Restored g_blk_sync in mms_diag_block_gen.vhd as it is required for
-Added TCL pin file.
-Replaced avs_eth_0 instance with the RadioHDL-compatible one.
-Removed references to non-existent DDR3 generic.
-Added missing VHDL file (node_fn_bf) to hdllib.cfg.
cosmetics
Added pipeline add output of transpose
Added pipline between input fifo and dp_offload
Loading