Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Repository graph
Repository graph
You can move around the graph by using the arrow keys.
5dc55d1dbc7ee359b69ef1579f4506c40abadfc3
Select Git revision
Branches
6
HPR-158
L2SDP-1073
L2SDP-1074
L2SDP-1113
L2SDP-LIFT
master
default
protected
6 results
Begin with the selected commit
Created with Raphaël 2.2.0
13
Feb
12
9
8
7
6
5
2
1
31
Jan
30
29
25
24
23
19
18
17
16
15
12
11
10
9
8
21
Dec
20
19
18
15
14
13
12
8
6
5
3
30
Nov
28
27
25
23
21
20
19
17
15
10
9
8
7
6
3
2
1
30
Oct
27
26
24
23
18
17
16
13
12
11
10
9
6
4
3
2
29
Sep
28
26
25
21
19
18
15
13
12
11
7
31
Aug
30
28
23
18
17
16
14
10
9
8
7
4
3
2
1
31
Jul
28
27
26
25
24
21
20
19
18
17
14
13
12
10
4
3
1
29
Jun
28
27
25
23
22
21
20
19
16
15
14
13
11
10
9
8
7
6
3
2
1
31
May
30
25
23
22
19
18
17
16
12
8
6
3
2
1
29
Apr
23
22
21
20
19
18
Improved run and rerun for arts_sc1 using R_beamout and run for arts_sc4 using R_beam and transparent R_Beamout.
Changed apertif-ag firmware images to latest
Corrected if = into if ==.
Use tc.run. Restored 40CB beamlet mapping for arts_sc4.
Added OPT_RERUN that can be passed on to test command line.
Added X with prefilter synthesis results, looks ok.
Added debug signals.
Improved the debug signals.
Also support Arts cold start.
Added correlator generics. Improved layout.
Used --unb instead of --unb 0.
-Added warm-start feature such that the front end dish beam formers can keep
-Fixed bug: util_pps.py was always running against UNB 0 which may not be one
Added comments after meeting with Daniel and Andre.
Corrected filepath in c_ss_wide_file_prefix.
Simulation ok for g_force_im_ctrl=0 (1hour 15min) and 1 (6 hours).
Changed DB to store N_tp = 24 streams instead of 8 concatenated streams to ease handling in tb verification and to avoid DB word width > 32b
Set unused miso of databuffer pre and post to c_mem_miso_rst when these DB are not implemented.
Pass on c_nof_block_per_sync also to node_apertif_unb1_correlator_input.
Added remark about Warning : (vsim-8607) nofile(-1).
Init *_select_arr to avoid: Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0, at startup in simulation.
Added TO_DP_UDATA() and TO_DP_DSP_UDATA().
Use c_use_flash to enable or disable EPCS and REMU instances. On HW they are enabled.
Improved description.
Added tb_apertif_bf_xc_mesh.vhd that works for g_force_im_ctrl=0 and with N_tp = 24 DB in node_apertif_unb1_correlator_mesh.vhd.
Improved description.
Aligned comments above t_apertif_unb1_fn_beamformer_config.
inital commit of the apertif_unb2b_fn_bf_emu design, the design does compiles in modelsim. it is not synthesized.
Updated drawings. Use system info names for MM slave ports. Use nodes structure of Apertif BF.
compile ip script correction
corrected compile_ip files to simulate unb2b designs
corrected library name for arria10_e1sge1 to comply with generated libraries
The pulse_ms used in simulation is too fast for the i2c bus. changed to pulse_s
Moved Visio drawings of FPGA firmware to schematics directory and separated FB and BF into separate files. Regenerated the pdf. No other change.
Added #1664 for AAF.
Use apertif_unb1_fn_beamformer_bg_trans_output (so with output node) for BF model.
Added c_bg_trans_output.
Added use_output_node field to g_design_name record.
Init t_mem_miso := c_mem_miso_rst to avoid X warnings and to avoid need to assign them in generate.
Changed use_db_input_pre=FALSE for c_input_db to save simulation time. Added udp_offload field.
Loading