Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!424
Resolve
L2SDP-1059
"B"
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Resolve
L2SDP-1059
"B"
L2SDP-1059b
into
L2SDP-LIFT
Overview
0
Commits
9
Pipelines
1
Changes
2
Merged
Eric Kooistra
requested to merge
L2SDP-1059b
into
L2SDP-LIFT
1 month ago
Overview
0
Commits
9
Pipelines
1
Changes
2
Expand
Closes
L2SDP-1059
0
0
Merge request reports
Viewing commit
d1fecd5e
Prev
Next
Show latest version
2 files
+
8
−
11
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
2
Search (e.g. *.vue) (Ctrl+P)
d1fecd5e
Improve layout of entity IO.
· d1fecd5e
Eric Kooistra
authored
1 month ago
libraries/io/ddr/src/vhdl/io_ddr.vhd
+
4
−
6
Options
@@ -173,11 +173,12 @@ entity io_ddr is
ctlr_ref_rst
:
in
std_logic
;
-- DDR controller clock domain
-- . connect ctlr_clk_out to ctlr_clk_in at top level to avoid potential delta-cycle differences between the
-- same clock. Connect ctlr_rst_out to ctlr_rst_in at top level.
ctlr_clk_out
:
out
std_logic
;
ctlr_rst_out
:
out
std_logic
;
ctlr_clk_in
:
in
std_logic
;
-- connect ctlr_clk_out to ctlr_clk_in at top level to avoid potential delta-cycle differences between the same clock
ctlr_rst_in
:
in
std_logic
;
-- connect ctlr_rst_out to ctlr_rst_in at top level
ctlr_clk_in
:
in
std_logic
;
ctlr_rst_in
:
in
std_logic
;
-- MM clock + reset
mm_rst
:
in
std_logic
:
=
'1'
;
@@ -191,14 +192,12 @@ entity io_ddr is
-- Driver clock domain
dvr_clk
:
in
std_logic
;
dvr_rst
:
in
std_logic
;
dvr_miso
:
out
t_mem_ctlr_miso
;
dvr_mosi
:
in
t_mem_ctlr_mosi
;
-- Write FIFO clock domain
wr_clk
:
in
std_logic
;
wr_rst
:
in
std_logic
;
wr_fifo_usedw
:
out
std_logic_vector
(
ceil_log2
(
g_wr_fifo_depth
*
(
func_tech_ddr_ctlr_data_w
(
g_tech_ddr
)
/
g_wr_data_w
)
)
-
1
downto
0
);
-- for monitoring purposes
wr_sosi
:
in
t_dp_sosi
;
wr_siso
:
out
t_dp_siso
;
@@ -207,7 +206,6 @@ entity io_ddr is
-- Read FIFO clock domain
rd_clk
:
in
std_logic
;
rd_rst
:
in
std_logic
;
rd_fifo_usedw
:
out
std_logic_vector
(
ceil_log2
(
g_rd_fifo_depth
*
(
func_tech_ddr_ctlr_data_w
(
g_tech_ddr
)
/
g_rd_data_w
)
)
-
1
downto
0
);
rd_sosi
:
out
t_dp_sosi
;
rd_siso
:
in
t_dp_siso
;
Loading