Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!37
Resolve
L2SDP-136
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Expand sidebar
Merged
Resolve
L2SDP-136
L2SDP-136
into
master
Overview
0
Commits
2
Pipelines
0
Changes
1
Merged
Resolve L2SDP-136
Reinier van der Walle
requested to merge
L2SDP-136
into
master
Sep 1, 2020
Overview
0
Commits
2
Pipelines
0
Changes
1
Closes
L2SDP-136
0
0
Merge request reports
Compare
master
master (base)
and
latest version
latest version
302318a9
2 commits,
Sep 1, 2020
1 file
+
4
−
5
Side-by-side
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
libraries/base/dp/src/vhdl/dp_block_gen_valid_arr.vhd
+
4
−
5
View file @ 302318a9
Edit in single-file editor
Open in Web IDE
Show full file
@@ -136,9 +136,8 @@
@@ -136,9 +136,8 @@
-- . Using g_check_input_sync=True is similar to using a dp_sync_checker in
-- . Using g_check_input_sync=True is similar to using a dp_sync_checker in
-- front of this dp_block_gen_valid_arr. However the advantage of
-- front of this dp_block_gen_valid_arr. However the advantage of
-- dp_sync_checker is that it provides monitoring and control via MM.
-- dp_sync_checker is that it provides monitoring and control via MM.
-- . If snk_in.sync is always '0', sync out is generated at g_nof_blk_per_sync.
-- . If g_check_input_sync = True, the output sync is derived from snk_in.sync to
-- Otherwise, the output sync is also derived from snk_in.sync to allow for
-- allow for a fractional amount of blocks per sync period.
-- a fractional amount of blocks per sync period.
LIBRARY
IEEE
,
common_lib
;
LIBRARY
IEEE
,
common_lib
;
USE
IEEE
.
STD_LOGIC_1164
.
ALL
;
USE
IEEE
.
STD_LOGIC_1164
.
ALL
;
@@ -274,14 +273,14 @@ BEGIN
@@ -274,14 +273,14 @@ BEGIN
-- maintain blk_cnt for output sync interval, the blk_cnt is the local bsn that wraps at every sync
-- maintain blk_cnt for output sync interval, the blk_cnt is the local bsn that wraps at every sync
IF
r
.
blk_cnt
>=
g_nof_blk_per_sync
-1
THEN
IF
r
.
blk_cnt
>=
g_nof_blk_per_sync
-1
THEN
nxt_r
.
blk_cnt
<=
0
;
nxt_r
.
blk_cnt
<=
0
;
ELSIF
snk_in
.
sync
=
'1'
THEN
ELSIF
g_check_input_sync
AND
snk_in
.
sync
=
'1'
THEN
nxt_r
.
blk_cnt
<=
1
;
nxt_r
.
blk_cnt
<=
1
;
ELSE
ELSE
nxt_r
.
blk_cnt
<=
r
.
blk_cnt
+
1
;
nxt_r
.
blk_cnt
<=
r
.
blk_cnt
+
1
;
END
IF
;
END
IF
;
-- create local sync and pass on input bsn at local sync
-- create local sync and pass on input bsn at local sync
IF
r
.
blk_cnt
=
0
OR
snk_in
.
sync
=
'1'
THEN
-- output sync starts at first input valid
IF
r
.
blk_cnt
=
0
OR
(
g_check_input_sync
AND
snk_in
.
sync
=
'1'
)
THEN
-- output sync starts at first input valid
nxt_r
.
reg_sosi
.
sync
<=
'1'
;
-- output sync for this block
nxt_r
.
reg_sosi
.
sync
<=
'1'
;
-- output sync for this block
nxt_r
.
reg_sosi
.
bsn
<=
in_sosi
.
bsn
;
-- output input bsn at sync
nxt_r
.
reg_sosi
.
bsn
<=
in_sosi
.
bsn
;
-- output input bsn at sync
ELSE
ELSE
Loading