Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!310
Resolve
L2SDP-901
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Resolve
L2SDP-901
L2SDP-901
into
master
Overview
0
Commits
12
Pipelines
2
Changes
1
Merged
Reinier van der Walle
requested to merge
L2SDP-901
into
master
2 years ago
Overview
0
Commits
12
Pipelines
2
Changes
1
Expand
Closes
L2SDP-901
0
0
Merge request reports
Viewing commit
6cf6f39c
Prev
Next
Show latest version
1 file
+
3
−
3
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
6cf6f39c
Update readme.txt after reveiw Reinier
· 6cf6f39c
Gijs Schoonderbeek
authored
2 years ago
boards/uniboard2c/lattice_jtag/readme.txt
+
3
−
3
Options
@@ -19,9 +19,9 @@ Tools needed to build JTAG Scanbridge image
How to build an Lattice JTAG image
---------------------------------------------------------------------------
- Open UNB2_JTAG_SCANBRIDGE.ldf project file with Lattice Diamond.
-
Select
the "Process" tab in the left window
- In Process tab , tick "JEDEC File" to make bit file
- Double click "Export Files"
-
Open
the "Process" tab in the left window
.
- In Process tab , tick "JEDEC File" to make bit file
.
- Double click "Export Files"
.
---------------------------------------------------------------------------
Make SVF file (used in JTAG Provision to configure the FPGA)
Loading