Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!31
Added the IP variant ip_arria10_e1sg_ddr4_16g_1600.
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Expand sidebar
Merged
Added the IP variant ip_arria10_e1sg_ddr4_16g_1600.
L2SDP-79
into
master
Overview
0
Commits
1
Pipelines
0
Changes
8
Merged
Reinier van der Walle
requested to merge
L2SDP-79
into
master
4 years ago
Overview
0
Commits
1
Pipelines
0
Changes
8
Closes
L2SDP-79
0
0
Merge request reports
Compare
master
master (base)
and
latest version
latest version
113074ba
1 commit,
4 years ago
8 files
+
1503
−
0
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
8
libraries/technology/ddr/hdllib.cfg
+
2
−
0
View file @ 113074ba
Edit in single-file editor
Open in Web IDE
Show full file
@@ -15,6 +15,7 @@ hdl_lib_uses_ip = ip_stratixiv_ddr3_uphy_4g_800_master
ip_arria10_e3sge3_ddr4_8g_2400
ip_arria10_e1sg_ddr4_4g_1600
ip_arria10_e1sg_ddr4_8g_1600
ip_arria10_e1sg_ddr4_16g_1600
ip_arria10_e1sg_ddr4_4g_2000
ip_arria10_e1sg_ddr4_8g_2400
ip_arria10_e2sg_ddr4_8g_1600
@@ -37,6 +38,7 @@ hdl_lib_disclose_library_clause_names =
ip_arria10_e3sge3_ddr4_8g_2400
ip_arria10_e3sge3_ddr4_8g_2400_altera_emif_151
ip_arria10_e1sg_ddr4_4g_1600
ip_arria10_e1sg_ddr4_4g_1600_altera_emif_180
ip_arria10_e1sg_ddr4_8g_1600
ip_arria10_e1sg_ddr4_8g_1600_altera_emif_180
ip_arria10_e1sg_ddr4_16g_1600
ip_arria10_e1sg_ddr4_16g_1600_altera_emif_180
ip_arria10_e1sg_ddr4_4g_2000
ip_arria10_e1sg_ddr4_4g_2000_altera_emif_180
ip_arria10_e1sg_ddr4_8g_2400
ip_arria10_e1sg_ddr4_8g_2400_altera_emif_180
ip_stratixiv_ddr3_mem_model
ip_stratixiv_ddr3_mem_model_lib
Loading