Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Merge requests
!13
Resolve
STAT-266
Code
Review changes
Check out branch
Open in Workspace
Download
Patches
Plain diff
Merged
Resolve
STAT-266
STAT-266
into
master
Overview
2
Commits
20
Pipelines
0
Changes
1
Merged
Pieter Donker
requested to merge
STAT-266
into
master
5 years ago
Overview
2
Commits
20
Pipelines
0
Changes
1
Expand
Closes
STAT-266
0
0
Merge request reports
Viewing commit
1d34c42d
Prev
Next
Show latest version
1 file
+
0
−
7
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
1d34c42d
STAT-266
: cleanup unused info
· 1d34c42d
Pieter Donker
authored
5 years ago
libraries/io/eth1g/src/vhdl/eth1g_master.vhd
+
0
−
7
Options
@@ -43,9 +43,6 @@ USE work.eth1g_mem_pkg.ALL;
ENTITY
eth1g_master
IS
--GENERIC (
-- g_data_type : NATURAL := c_tech_tse_data_type_ping
--);
PORT
(
mm_rst
:
IN
STD_LOGIC
;
mm_clk
:
IN
STD_LOGIC
;
@@ -179,11 +176,8 @@ ARCHITECTURE rtl OF eth1g_master IS
BEGIN
tse_mosi
<=
r
.
tse_mosi
;
--r.tse_miso <= tse_miso;
reg_mosi
<=
r
.
reg_mosi
;
--r.reg_miso <= reg_miso;
ram_mosi
<=
r
.
ram_mosi
;
--r.ram_miso <= ram_miso;
src_mac_hi
<=
src_mac
(
c_48
-1
DOWNTO
c_32
);
src_mac_lo
<=
src_mac
(
c_32
-1
DOWNTO
0
);
@@ -456,7 +450,6 @@ BEGIN
WHEN
OTHERS
=>
NULL
;
END
CASE
;
--lat_rd <= v.reg_mosi.rd OR v.ram_mosi.rd;
nxt_r
<=
v
;
END
PROCESS
p_comb
;
Loading