Skip to content
Snippets Groups Projects
Commit ffd65ec4 authored by Zanting's avatar Zanting
Browse files

Aligned interfaces

parent 53eeddd4
No related branches found
No related tags found
No related merge requests found
Show whitespace changes
Inline Side-by-side
libraries/technology/ddr/tech_ddr_component_pkg.vhd
+ 2
− 0
View file @ ffd65ec4
...@@ -276,6 +276,8 @@ PACKAGE tech_ddr_component_pkg IS ...@@ -276,6 +276,8 @@ PACKAGE tech_ddr_component_pkg IS
local_cal_fail : OUT STD_LOGIC; -- .local_cal_fail local_cal_fail : OUT STD_LOGIC; -- .local_cal_fail
oct_rdn : IN STD_LOGIC; -- oct.rdn oct_rdn : IN STD_LOGIC; -- oct.rdn
oct_rup : IN STD_LOGIC; -- .rup oct_rup : IN STD_LOGIC; -- .rup
seriesterminationcontrol : OUT STD_LOGIC_VECTOR(13 DOWNTO 0); -- oct_sharing.seriesterminationcontrol
parallelterminationcontrol : OUT STD_LOGIC_VECTOR(13 DOWNTO 0); -- .parallelterminationcontrol
pll_mem_clk : OUT STD_LOGIC; -- pll_sharing.pll_mem_clk pll_mem_clk : OUT STD_LOGIC; -- pll_sharing.pll_mem_clk
pll_write_clk : OUT STD_LOGIC; -- .pll_write_clk pll_write_clk : OUT STD_LOGIC; -- .pll_write_clk
pll_write_clk_pre_phy_clk : OUT STD_LOGIC; -- .pll_write_clk_pre_phy_clk pll_write_clk_pre_phy_clk : OUT STD_LOGIC; -- .pll_write_clk_pre_phy_clk
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment