Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
fcb28fbb
Commit
fcb28fbb
authored
10 years ago
by
Pepping
Browse files
Options
Downloads
Patches
Plain Diff
replaced and renamed avs_eth with avs eth2
parent
f3476aa8
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/unb1_fn_bf/quartus/sopc_unb1_fn_bf.sopc
+91
-91
91 additions, 91 deletions
applications/unb1_fn_bf/quartus/sopc_unb1_fn_bf.sopc
with
91 additions
and
91 deletions
applications/unb1_fn_bf/quartus/sopc_unb1_fn_bf.sopc
+
91
−
91
View file @
fcb28fbb
...
...
@@ -22,7 +22,7 @@
{
datum _sortIndex
{
value = "
8
";
value = "
21
";
type = "int";
}
}
...
...
@@ -92,35 +92,35 @@
type = "String";
}
}
element r
eg_diag_bg
.mem
element r
am_ss_ss_wide
.mem
{
datum baseAddress
{
value = "
3
52";
value = "52
4288
";
type = "long";
}
}
element reg_d
p_ram_from_mm
.mem
element reg_d
iag_bg
.mem
{
datum baseAddress
{
value = "
480
";
value = "
352
";
type = "long";
}
}
element r
am_diag_bg
.mem
element r
eg_st_sst
.mem
{
datum baseAddress
{
value = "
32768
";
value = "
192
";
type = "long";
}
}
element ram_s
s
_ss
_wide
.mem
element ram_s
t
_ss
t
.mem
{
datum baseAddress
{
value = "
524288
";
value = "
16384
";
type = "long";
}
}
...
...
@@ -153,7 +153,7 @@
type = "long";
}
}
element
rom
_system_info.mem
element
pio
_system_info.mem
{
datum _lockedAddress
{
...
...
@@ -162,52 +162,52 @@
}
datum baseAddress
{
value = "
4096
";
value = "
0
";
type = "long";
}
}
element ram_
st_sst
.mem
element ram_
dp_ram_from_mm
.mem
{
datum baseAddress
{
value = "1
6384
";
value = "1
28
";
type = "long";
}
}
element reg_
st_sst
.mem
element reg_
dp_ram_from_mm
.mem
{
datum baseAddress
{
value = "
256
";
value = "
480
";
type = "long";
}
}
element r
eg_unb_sens
.mem
element r
om_system_info
.mem
{
datum _lockedAddress
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
384
";
value = "
4096
";
type = "long";
}
}
element r
am_dp_ram_from_mm
.mem
element r
eg_unb_sens
.mem
{
datum baseAddress
{
value = "
192
";
value = "
384
";
type = "long";
}
}
element
pio_system_info
.mem
element
ram_diag_bg
.mem
{
datum _lockedAddress
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
0
";
value = "
32768
";
type = "long";
}
}
...
...
@@ -223,7 +223,7 @@
{
datum baseAddress
{
value = "
128
";
value = "
256
";
type = "long";
}
}
...
...
@@ -265,7 +265,7 @@
{
datum _sortIndex
{
value = "1
6
";
value = "1
5
";
type = "int";
}
}
...
...
@@ -273,7 +273,7 @@
{
datum _sortIndex
{
value = "1
4
";
value = "1
3
";
type = "int";
}
}
...
...
@@ -307,7 +307,7 @@
{
datum _sortIndex
{
value = "
9
";
value = "
8
";
type = "int";
}
}
...
...
@@ -315,7 +315,7 @@
{
datum _sortIndex
{
value = "1
1
";
value = "1
0
";
type = "int";
}
}
...
...
@@ -323,7 +323,7 @@
{
datum _sortIndex
{
value = "1
9
";
value = "1
8
";
type = "int";
}
}
...
...
@@ -331,7 +331,7 @@
{
datum _sortIndex
{
value = "2
1
";
value = "2
0
";
type = "int";
}
}
...
...
@@ -339,7 +339,7 @@
{
datum _sortIndex
{
value = "
10
";
value = "
9
";
type = "int";
}
}
...
...
@@ -347,7 +347,7 @@
{
datum _sortIndex
{
value = "1
2
";
value = "1
1
";
type = "int";
}
}
...
...
@@ -355,7 +355,7 @@
{
datum _sortIndex
{
value = "1
8
";
value = "1
7
";
type = "int";
}
}
...
...
@@ -363,7 +363,7 @@
{
datum _sortIndex
{
value = "
20
";
value = "
19
";
type = "int";
}
}
...
...
@@ -371,7 +371,7 @@
{
datum _sortIndex
{
value = "1
3
";
value = "1
2
";
type = "int";
}
}
...
...
@@ -379,7 +379,7 @@
{
datum _sortIndex
{
value = "1
7
";
value = "1
6
";
type = "int";
}
}
...
...
@@ -387,36 +387,36 @@
{
datum _sortIndex
{
value = "1
5
";
value = "1
4
";
type = "int";
}
}
element
timer
_0.s1
element
onchip_memory2
_0.s1
{
datum _lockedAddress
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
320
";
value = "
131072
";
type = "long";
}
}
element
pio_debug_wave
.s1
element
timer_0
.s1
{
datum baseAddress
{
value = "
4
32";
value = "32
0
";
type = "long";
}
}
element
onchip_memory2_0
.s1
element
pio_debug_wave
.s1
{
datum _lockedAddress
{
value = "1";
type = "boolean";
}
datum baseAddress
{
value = "
13107
2";
value = "
43
2";
type = "long";
}
}
...
...
@@ -458,8 +458,8 @@
<parameter
name=
"maxAdditionalLatency"
value=
"0"
/>
<parameter
name=
"projectName"
value=
"unb1_fn_bf.qpf"
/>
<parameter
name=
"sopcBorderPoints"
value=
"true"
/>
<parameter
name=
"systemHash"
value=
"-6
476979684
7"
/>
<parameter
name=
"timeStamp"
value=
"1
383149163658
"
/>
<parameter
name=
"systemHash"
value=
"-6
177275552
7"
/>
<parameter
name=
"timeStamp"
value=
"1
423150120590
"
/>
<parameter
name=
"useTestBenchNamingPattern"
value=
"false"
/>
<module
kind=
"clock_source"
version=
"11.1"
enabled=
"1"
name=
"clk_0"
>
<parameter
name=
"clockFrequency"
value=
"25000000"
/>
...
...
@@ -560,7 +560,7 @@
<parameter
name=
"dcache_numTCDM"
value=
"_0"
/>
<parameter
name=
"dcache_lineSize"
value=
"_32"
/>
<parameter
name=
"dcache_bursts"
value=
"false"
/>
<parameter
name=
"dataSlaveMapParam"
>
<![CDATA[<address-map><slave name='pio_system_info.mem' start='0x0' end='0x80' /><slave name='
avs_eth_0.mms_reg
' start='0x80' end='0xC0' /><slave name='r
am_dp_ram_from_mm
.mem' start='0xC0' end='0x100' /><slave name='
reg_st_sst.mem
' start='0x100' end='0x140' /><slave name='timer_0.s1' start='0x140' end='0x160' /><slave name='reg_diag_bg.mem' start='0x160' end='0x180' /><slave name='reg_unb_sens.mem' start='0x180' end='0x1A0' /><slave name='altpll_0.pll_slave' start='0x1A0' end='0x1B0' /><slave name='pio_debug_wave.s1' start='0x1B0' end='0x1C0' /><slave name='pio_wdi.s1' start='0x1C0' end='0x1D0' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x1D0' end='0x1D8' /><slave name='pio_pps.mem' start='0x1D8' end='0x1E0' /><slave name='reg_dp_ram_from_mm.mem' start='0x1E0' end='0x1E8' /><slave name='rom_system_info.mem' start='0x1000' end='0x2000' /><slave name='avs_eth_0.mms_tse' start='0x2000' end='0x3000' /><slave name='reg_wdi.mem' start='0x3000' end='0x3008' /><slave name='cpu_0.jtag_debug_module' start='0x3800' end='0x4000' /><slave name='ram_st_sst.mem' start='0x4000' end='0x8000' /><slave name='ram_diag_bg.mem' start='0x8000' end='0x10000' /><slave name='avs_eth_0.mms_ram' start='0x10000' end='0x11000' /><slave name='onchip_memory2_0.s1' start='0x20000' end='0x40000' /><slave name='ram_bf_weights.mem' start='0x40000' end='0x80000' /><slave name='ram_ss_ss_wide.mem' start='0x80000' end='0xC0000' /></address-map>]]>
</parameter>
<parameter
name=
"dataSlaveMapParam"
>
<![CDATA[<address-map><slave name='pio_system_info.mem' start='0x0' end='0x80' /><slave name='
ram_dp_ram_from_mm.mem
' start='0x80' end='0xC0' /><slave name='r
eg_st_sst
.mem' start='0xC0' end='0x100' /><slave name='
avs_eth_0.mms_reg
' start='0x100' end='0x140' /><slave name='timer_0.s1' start='0x140' end='0x160' /><slave name='reg_diag_bg.mem' start='0x160' end='0x180' /><slave name='reg_unb_sens.mem' start='0x180' end='0x1A0' /><slave name='altpll_0.pll_slave' start='0x1A0' end='0x1B0' /><slave name='pio_debug_wave.s1' start='0x1B0' end='0x1C0' /><slave name='pio_wdi.s1' start='0x1C0' end='0x1D0' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x1D0' end='0x1D8' /><slave name='pio_pps.mem' start='0x1D8' end='0x1E0' /><slave name='reg_dp_ram_from_mm.mem' start='0x1E0' end='0x1E8' /><slave name='rom_system_info.mem' start='0x1000' end='0x2000' /><slave name='avs_eth_0.mms_tse' start='0x2000' end='0x3000' /><slave name='reg_wdi.mem' start='0x3000' end='0x3008' /><slave name='cpu_0.jtag_debug_module' start='0x3800' end='0x4000' /><slave name='ram_st_sst.mem' start='0x4000' end='0x8000' /><slave name='ram_diag_bg.mem' start='0x8000' end='0x10000' /><slave name='avs_eth_0.mms_ram' start='0x10000' end='0x11000' /><slave name='onchip_memory2_0.s1' start='0x20000' end='0x40000' /><slave name='ram_bf_weights.mem' start='0x40000' end='0x80000' /><slave name='ram_ss_ss_wide.mem' start='0x80000' end='0xC0000' /></address-map>]]>
</parameter>
<parameter
name=
"dataAddrWidth"
value=
"20"
/>
<parameter
name=
"customInstSlavesSystemInfo"
value=
"<info/>"
/>
<parameter
name=
"cpuReset"
value=
"false"
/>
...
...
@@ -823,9 +823,6 @@ q]]></parameter>
<parameter
name=
"simDrivenValue"
value=
"0"
/>
<parameter
name=
"width"
value=
"1"
/>
</module>
<module
kind=
"avs_eth_coe"
version=
"1.0"
enabled=
"1"
name=
"avs_eth_0"
>
<parameter
name=
"AUTO_MM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<module
kind=
"avs_common_mm"
version=
"1.0"
enabled=
"1"
name=
"ram_bf_weights"
>
<parameter
name=
"g_adr_w"
value=
"16"
/>
<parameter
name=
"g_dat_w"
value=
"32"
/>
...
...
@@ -899,6 +896,9 @@ q]]></parameter>
<parameter
name=
"g_dat_w"
value=
"32"
/>
<parameter
name=
"AUTO_SYSTEM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<module
kind=
"avs2_eth_coe"
version=
"1.0"
enabled=
"1"
name=
"avs_eth_0"
>
<parameter
name=
"AUTO_MM_CLOCK_RATE"
value=
"125000000"
/>
</module>
<connection
kind=
"avalon"
version=
"11.1"
...
...
@@ -1000,38 +1000,6 @@ q]]></parameter>
version=
"11.1"
start=
"altpll_0.c0"
end=
"onchip_memory2_0.clk1"
/>
<connection
kind=
"clock"
version=
"11.1"
start=
"altpll_0.c0"
end=
"avs_eth_0.mm"
/>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_tse"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x2000"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_reg"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0080"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_ram"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x00010000"
/>
</connection>
<connection
kind=
"interrupt"
version=
"11.1"
start=
"cpu_0.d_irq"
end=
"avs_eth_0.interrupt"
>
<parameter
name=
"irqNumber"
value=
"2"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
...
...
@@ -1165,7 +1133,7 @@ q]]></parameter>
start=
"cpu_0.data_master"
end=
"ram_dp_ram_from_mm.mem"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x00
c
0"
/>
<parameter
name=
"baseAddress"
value=
"0x00
8
0"
/>
</connection>
<connection
kind=
"clock"
...
...
@@ -1178,7 +1146,7 @@ q]]></parameter>
start=
"cpu_0.data_master"
end=
"reg_st_sst.mem"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0
1
00"
/>
<parameter
name=
"baseAddress"
value=
"0x00
c
0"
/>
</connection>
<connection
kind=
"clock"
...
...
@@ -1193,4 +1161,36 @@ q]]></parameter>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x00080000"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
start=
"altpll_0.c0"
end=
"avs_eth_0.mm"
/>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_tse"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x2000"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_reg"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x0100"
/>
</connection>
<connection
kind=
"avalon"
version=
"11.1"
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_ram"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x00010000"
/>
</connection>
<connection
kind=
"interrupt"
version=
"11.1"
start=
"cpu_0.d_irq"
end=
"avs_eth_0.interrupt"
>
<parameter
name=
"irqNumber"
value=
"2"
/>
</connection>
</system>
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment