Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

fc3c9f00

Commit fc3c9f00 authored 4 years ago by Kenneth Hiemstra

Downloads
- Patches
- Plain Diff

fixed several modelsim compile errors

parent c9fde565

No related branches found

No related tags found

1 merge request!100Removed text for XSub that is now written in Confluence Subband correlator...

Changes 5

Hide whitespace changes

Inline Side-by-side

Showing

libraries/technology/ip_arria10_e1sg/altera_libraries/altera_jesd204_180/compile_ip.tcl 2 additions, 2 deletions

...0_e1sg/altera_libraries/altera_jesd204_180/compile_ip.tcl
libraries/technology/ip_arria10_e1sg/altera_libraries/altera_jesd204_phy_180/compile_ip.tcl 2 additions, 2 deletions

...sg/altera_libraries/altera_jesd204_phy_180/compile_ip.tcl
libraries/technology/ip_arria10_e1sg/altera_libraries/altera_jesd204_phy_adapter_xs_180/compile_ip.tcl 1 addition, 1 deletion

...ibraries/altera_jesd204_phy_adapter_xs_180/compile_ip.tcl
libraries/technology/ip_arria10_e1sg/altera_libraries/altera_jesd204_rx_180/compile_ip.tcl 1 addition, 1 deletion

...1sg/altera_libraries/altera_jesd204_rx_180/compile_ip.tcl
libraries/technology/ip_arria10_e1sg/altera_libraries/altera_jesd204_rx_mlpcs_180/compile_ip.tcl 1 addition, 1 deletion

...tera_libraries/altera_jesd204_rx_mlpcs_180/compile_ip.tcl

with 7 additions and 7 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment