Skip to content
Snippets Groups Projects
Commit ee7810ba authored by Kenneth Hiemstra's avatar Kenneth Hiemstra
Browse files

new key used hdl_lib_excludes

parent e00be899
No related branches found
No related tags found
No related merge requests found
Show whitespace changes
Inline Side-by-side
boards/uniboard1/designs/unb1_test/doc/README
+ 2
− 0
View file @ ee7810ba
...@@ -30,6 +30,8 @@ Modelsim instructions: ...@@ -30,6 +30,8 @@ Modelsim instructions:
# while the simulation runs... in another bash session do: # while the simulation runs... in another bash session do:
cd unb1_test/tb/python cd unb1_test/tb/python
python tc_unb1_test.py --sim --unb 0 --bn 3 --seq INFO,PPSH,SENSORS python tc_unb1_test.py --sim --unb 0 --bn 3 --seq INFO,PPSH,SENSORS
or when unb1_test_10GbE:
python tc_unb1_test.py --gn 0 -r 0:3 --seq BGDB --sim
# (sensor results only show up after 1000us of simulation runtime) # (sensor results only show up after 1000us of simulation runtime)
......
boards/uniboard1/designs/unb1_test/revisions/unb1_test_10GbE/hdllib.cfg
+ 1
− 0
View file @ ee7810ba
...@@ -2,6 +2,7 @@ hdl_lib_name = unb1_test_10GbE ...@@ -2,6 +2,7 @@ hdl_lib_name = unb1_test_10GbE
hdl_library_clause_name = unb1_test_10GbE_lib hdl_library_clause_name = unb1_test_10GbE_lib
hdl_lib_uses_synth = unb1_board unb1_test hdl_lib_uses_synth = unb1_board unb1_test
hdl_lib_uses_sim = hdl_lib_uses_sim =
hdl_lib_excludes = ip_stratixiv_ddr3_uphy_4g_800_slave
hdl_lib_technology = ip_stratixiv hdl_lib_technology = ip_stratixiv
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment