Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
e50cc87a
Commit
e50cc87a
authored
2 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Define expected subband bin amplitude relative to real input amplitude, for DC and for sine.
parent
86b8c2e8
No related branches found
No related tags found
1 merge request
!231
Use applications/lofar2/model/pfs_coeff_final.m to create FIR coefficients for...
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/dsp/fft/src/vhdl/fft_pkg.vhd
+4
-2
4 additions, 2 deletions
libraries/dsp/fft/src/vhdl/fft_pkg.vhd
with
4 additions
and
2 deletions
libraries/dsp/fft/src/vhdl/fft_pkg.vhd
+
4
−
2
View file @
e50cc87a
...
@@ -37,8 +37,10 @@ package fft_pkg is
...
@@ -37,8 +37,10 @@ package fft_pkg is
-- A/2, one at -f_bin and one at +f_bin. The power stays the same, because
-- A/2, one at -f_bin and one at +f_bin. The power stays the same, because
-- the power of an real input sinus is A**2 / 2 and the power of the f_bin
-- the power of an real input sinus is A**2 / 2 and the power of the f_bin
-- signal complex phasors is (A/2)**2 + (A/2)**2 = A**2 / 2.
-- signal complex phasors is (A/2)**2 + (A/2)**2 = A**2 / 2.
CONSTANT
c_fft_real_input_gain_w
:
INTEGER
:
=
-1
;
-- For DC at bin 0 the real input gain is 1.0, because DC has only one
CONSTANT
c_fft_real_input_gain
:
REAL
:
=
2
.
0
**
REAL
(
c_fft_real_input_gain_w
);
-- phasor component of frequency 0.
CONSTANT
c_fft_real_input_gain_sine
:
REAL
:
=
0
.
5
;
CONSTANT
c_fft_real_input_gain_dc
:
REAL
:
=
1
.
0
;
-- FFT parameters for pipelined FFT (fft_pipe), parallel FFT (fft_par) and wideband FFT (fft_wide)
-- FFT parameters for pipelined FFT (fft_pipe), parallel FFT (fft_par) and wideband FFT (fft_wide)
type
t_fft
is
record
type
t_fft
is
record
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment