Skip to content
Snippets Groups Projects
Commit dc9b229b authored by Pieter Donker's avatar Pieter Donker
Browse files

CWG-44, add linting for vhdl, test5

parent 915a444b
No related branches found
No related tags found
1 merge request!316Resolve CWG-44
Pipeline #46083 passed
Stage: linting
Stage: simulation
Stage: synthesis
Hide whitespace changes
Inline Side-by-side
Showing
with 0 additions and 1 deletion
.gitlab-ci.yml
+ 0
− 1
View file @ dc9b229b
...@@ -25,7 +25,6 @@ ...@@ -25,7 +25,6 @@
# Description: # Description:
# . See https://support.astron.nl/confluence/display/L2M/L3+SDP+Decision%3A+Gitlab+pipeline+automation+to+test+SDPFW+with+OPC+UA # . See https://support.astron.nl/confluence/display/L2M/L3+SDP+Decision%3A+Gitlab+pipeline+automation+to+test+SDPFW+with+OPC+UA
stages: stages:
- linting - linting
- simulation - simulation
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment