Skip to content
Snippets Groups Projects
Commit dc391437 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added wg_ctrl_act.

parent 1a81920b
No related branches found
No related tags found
1 merge request!210MM readback the currently active crosslets info, instead of the initial MM...
Show whitespace changes
Inline Side-by-side
libraries/base/diag/tb/vhdl/tb_diag_wg.vhd
+ 3
− 1
View file @ dc391437
...@@ -88,6 +88,7 @@ ARCHITECTURE tb OF tb_diag_wg IS ...@@ -88,6 +88,7 @@ ARCHITECTURE tb OF tb_diag_wg IS
SIGNAL buf_rden : STD_LOGIC; SIGNAL buf_rden : STD_LOGIC;
SIGNAL wg_ctrl : t_diag_wg; SIGNAL wg_ctrl : t_diag_wg;
SIGNAL wg_ctrl_act : t_diag_wg;
SIGNAL wg_mode : NATURAL; SIGNAL wg_mode : NATURAL;
SIGNAL wg_freq : NATURAL; SIGNAL wg_freq : NATURAL;
...@@ -252,6 +253,7 @@ BEGIN ...@@ -252,6 +253,7 @@ BEGIN
buf_rden => buf_rden, buf_rden => buf_rden,
ctrl => wg_ctrl, ctrl => wg_ctrl,
ctrl_act => wg_ctrl_act,
out_ovr => wg_ovr, out_ovr => wg_ovr,
out_dat => wg_dat, out_dat => wg_dat,
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment