Skip to content
Snippets Groups Projects
Commit cc1b0fa2 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Manually add sosi arr if necessary.

parent 5f4e824b
No related branches found
No related tags found
1 merge request!381rx_clk -> dp_clk FIFO in JESD204b component.
Pipeline #71478 passed
......@@ -49,7 +49,9 @@
-- > as 16 # for detailed debugging of JESD204B IP
-- > run -a
--
-- View ait_sosi_arr, to see that only complete blocks are passed on.
-- View u_sdp_station/ait_sosi_arr, to see that only complete blocks are
-- passed on. If necessary also manually add missing other arrays like
-- u_sdp_station/u_ait/gen_rx_ait/u_rx_ait/st_sosi_arr
--
-------------------------------------------------------------------------------
library IEEE, common_lib, unb2c_board_lib, i2c_lib, mm_lib, dp_lib, diag_lib, lofar2_sdp_lib, wpfb_lib, lofar2_unb2c_sdp_station_lib, tech_jesd204b_lib;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment