Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
c8b0d539
Commit
c8b0d539
authored
10 years ago
by
Shoshkov
Browse files
Options
Downloads
Patches
Plain Diff
increaded width of ram_diag_bg
parent
4fdfb820
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/compaan/designs/compaan_unb1_dp_offload/quartus/sopc_compaan_unb1_dp_offload.sopc
+52
-52
52 additions, 52 deletions
...unb1_dp_offload/quartus/sopc_compaan_unb1_dp_offload.sopc
with
52 additions
and
52 deletions
applications/compaan/designs/compaan_unb1_dp_offload/quartus/sopc_compaan_unb1_dp_offload.sopc
+
52
−
52
View file @
c8b0d539
...
...
@@ -100,32 +100,43 @@
type = "String";
}
}
element r
am_diag_bg
.mem
element r
eg_dp_offload_tx_hdr_dat
.mem
{
datum baseAddress
{
value = "
8192
";
value = "
1024
";
type = "long";
}
}
element
pio_system_info
.mem
element
reg_dp_offload_tx_hdr_ovr
.mem
{
datum
_locked
Address
datum
base
Address
{
value = "
1
";
type = "
boolean
";
value = "
512
";
type = "
long
";
}
}
element reg_dp_offload_rx_hdr_dat.mem
{
datum baseAddress
{
value = "
0
";
value = "
13312
";
type = "long";
}
}
element r
eg_dp_offload_tx_hdr_ovr
.mem
element r
am_diag_bg
.mem
{
datum baseAddress
{
value = "512";
value = "16384";
type = "long";
}
}
element reg_diag_data_buffer.mem
{
datum baseAddress
{
value = "128";
type = "long";
}
}
...
...
@@ -150,39 +161,31 @@
type = "long";
}
}
element reg_dp_offload_tx_hdr_dat.mem
{
datum baseAddress
{
value = "1024";
type = "long";
}
}
element reg_diag_bg.mem
element reg_unb_sens.mem
{
datum baseAddress
{
value = "124
80
";
value = "124
16
";
type = "long";
}
}
element reg_dp_offload_
rx_hdr_da
t.mem
element reg_dp_offload_t
x
.mem
{
datum baseAddress
{
value = "1
3312
";
value = "1
2448
";
type = "long";
}
}
element reg_
bsn_monitor
.mem
element reg_
diag_bg
.mem
{
datum baseAddress
{
value = "
256
";
value = "
12480
";
type = "long";
}
}
element
rom
_system_info.mem
element
pio
_system_info.mem
{
datum _lockedAddress
{
...
...
@@ -191,31 +194,28 @@
}
datum baseAddress
{
value = "
4096
";
value = "
0
";
type = "long";
}
}
element reg_
unb_sens
.mem
element reg_
bsn_monitor
.mem
{
datum baseAddress
{
value = "
1241
6";
value = "
25
6";
type = "long";
}
}
element r
eg_diag_data_buffer
.mem
element r
om_system_info
.mem
{
datum
base
Address
datum
_locked
Address
{
value = "128";
type = "long";
}
value = "1";
type = "boolean";
}
element reg_dp_offload_tx.mem
{
datum baseAddress
{
value = "
12448
";
value = "
4096
";
type = "long";
}
}
...
...
@@ -223,7 +223,7 @@
{
datum baseAddress
{
value = "
20480
";
value = "
32768
";
type = "long";
}
}
...
...
@@ -239,7 +239,7 @@
{
datum baseAddress
{
value = "
16384
";
value = "
8192
";
type = "long";
}
}
...
...
@@ -394,6 +394,14 @@
type = "int";
}
}
element timer_0.s1
{
datum baseAddress
{
value = "12320";
type = "long";
}
}
element onchip_memory2_0.s1
{
datum _lockedAddress
...
...
@@ -415,14 +423,6 @@
type = "long";
}
}
element timer_0.s1
{
datum baseAddress
{
value = "12320";
type = "long";
}
}
element pio_debug_wave.s1
{
datum baseAddress
...
...
@@ -456,8 +456,8 @@
<parameter
name=
"maxAdditionalLatency"
value=
"0"
/>
<parameter
name=
"projectName"
>
compaan_unb1_dp_offload.qpf
</parameter>
<parameter
name=
"sopcBorderPoints"
value=
"true"
/>
<parameter
name=
"systemHash"
value=
"-3
5204152722
"
/>
<parameter
name=
"timeStamp"
value=
"14248
78438993
"
/>
<parameter
name=
"systemHash"
value=
"-3
8773897603
"
/>
<parameter
name=
"timeStamp"
value=
"14248
80186895
"
/>
<parameter
name=
"useTestBenchNamingPattern"
value=
"false"
/>
<module
kind=
"clock_source"
version=
"11.1"
enabled=
"1"
name=
"clk_0"
>
<parameter
name=
"clockFrequency"
value=
"25000000"
/>
...
...
@@ -558,7 +558,7 @@
<parameter
name=
"dcache_numTCDM"
value=
"_0"
/>
<parameter
name=
"dcache_lineSize"
value=
"_32"
/>
<parameter
name=
"dcache_bursts"
value=
"false"
/>
<parameter
name=
"dataSlaveMapParam"
>
<![CDATA[<address-map><slave name='pio_system_info.mem' start='0x0' end='0x80' /><slave name='reg_diag_data_buffer.mem' start='0x80' end='0x100' /><slave name='reg_bsn_monitor.mem' start='0x100' end='0x200' /><slave name='reg_dp_offload_tx_hdr_ovr.mem' start='0x200' end='0x400' /><slave name='reg_dp_offload_tx_hdr_dat.mem' start='0x400' end='0x800' /><slave name='rom_system_info.mem' start='0x1000' end='0x2000' /><slave name='
ram_diag_bg.mem
' start='0x2000' end='0x3000' /><slave name='reg_wdi.mem' start='0x3000' end='0x3008' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x3008' end='0x3010' /><slave name='altpll_0.pll_slave' start='0x3010' end='0x3020' /><slave name='timer_0.s1' start='0x3020' end='0x3040' /><slave name='avs_eth_0.mms_reg' start='0x3040' end='0x3080' /><slave name='reg_unb_sens.mem' start='0x3080' end='0x30A0' /><slave name='reg_dp_offload_tx.mem' start='0x30A0' end='0x30C0' /><slave name='reg_diag_bg.mem' start='0x30C0' end='0x30E0' /><slave name='pio_debug_wave.s1' start='0x30E0' end='0x30F0' /><slave name='pio_wdi.s1' start='0x30F0' end='0x3100' /><slave name='reg_dp_offload_rx_hdr_dat.mem' start='0x3400' end='0x3800' /><slave name='cpu_0.jtag_debug_module' start='0x3800' end='0x4000' /><slave name='
avs_eth_0.mms_tse
' start='0x4000' end='0x
5
000' /><slave name='avs_eth_0.mms_ram' start='0x
5
000' end='0x
6
000' /><slave name='ram_diag_data_buffer.mem' start='0x10000' end='0x20000' /><slave name='onchip_memory2_0.s1' start='0x20000' end='0x40000' /></address-map>]]>
</parameter>
<parameter
name=
"dataSlaveMapParam"
>
<![CDATA[<address-map><slave name='pio_system_info.mem' start='0x0' end='0x80' /><slave name='reg_diag_data_buffer.mem' start='0x80' end='0x100' /><slave name='reg_bsn_monitor.mem' start='0x100' end='0x200' /><slave name='reg_dp_offload_tx_hdr_ovr.mem' start='0x200' end='0x400' /><slave name='reg_dp_offload_tx_hdr_dat.mem' start='0x400' end='0x800' /><slave name='rom_system_info.mem' start='0x1000' end='0x2000' /><slave name='
avs_eth_0.mms_tse
' start='0x2000' end='0x3000' /><slave name='reg_wdi.mem' start='0x3000' end='0x3008' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x3008' end='0x3010' /><slave name='altpll_0.pll_slave' start='0x3010' end='0x3020' /><slave name='timer_0.s1' start='0x3020' end='0x3040' /><slave name='avs_eth_0.mms_reg' start='0x3040' end='0x3080' /><slave name='reg_unb_sens.mem' start='0x3080' end='0x30A0' /><slave name='reg_dp_offload_tx.mem' start='0x30A0' end='0x30C0' /><slave name='reg_diag_bg.mem' start='0x30C0' end='0x30E0' /><slave name='pio_debug_wave.s1' start='0x30E0' end='0x30F0' /><slave name='pio_wdi.s1' start='0x30F0' end='0x3100' /><slave name='reg_dp_offload_rx_hdr_dat.mem' start='0x3400' end='0x3800' /><slave name='cpu_0.jtag_debug_module' start='0x3800' end='0x4000' /><slave name='
ram_diag_bg.mem
' start='0x4000' end='0x
8
000' /><slave name='avs_eth_0.mms_ram' start='0x
8
000' end='0x
9
000' /><slave name='ram_diag_data_buffer.mem' start='0x10000' end='0x20000' /><slave name='onchip_memory2_0.s1' start='0x20000' end='0x40000' /></address-map>]]>
</parameter>
<parameter
name=
"dataAddrWidth"
value=
"18"
/>
<parameter
name=
"customInstSlavesSystemInfo"
value=
"<info/>"
/>
<parameter
name=
"cpuReset"
value=
"false"
/>
...
...
@@ -906,7 +906,7 @@ q]]></parameter>
<parameter
name=
"AUTO_SYSTEM_CLOCK_RATE"
value=
"50000000"
/>
</module>
<module
kind=
"avs_common_mm"
version=
"1.0"
enabled=
"1"
name=
"ram_diag_bg"
>
<parameter
name=
"g_adr_w"
value=
"1
0
"
/>
<parameter
name=
"g_adr_w"
value=
"1
2
"
/>
<parameter
name=
"g_dat_w"
value=
"32"
/>
<parameter
name=
"AUTO_SYSTEM_CLOCK_RATE"
value=
"50000000"
/>
</module>
...
...
@@ -1177,7 +1177,7 @@ q]]></parameter>
start=
"cpu_0.data_master"
end=
"ram_diag_bg.mem"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x
2
000"
/>
<parameter
name=
"baseAddress"
value=
"0x
4
000"
/>
</connection>
<connection
kind=
"clock"
version=
"11.1"
start=
"altpll_0.c0"
end=
"avs_eth_0.mm"
/>
<connection
...
...
@@ -1186,7 +1186,7 @@ q]]></parameter>
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_tse"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x
4
000"
/>
<parameter
name=
"baseAddress"
value=
"0x
2
000"
/>
</connection>
<connection
kind=
"avalon"
...
...
@@ -1202,7 +1202,7 @@ q]]></parameter>
start=
"cpu_0.data_master"
end=
"avs_eth_0.mms_ram"
>
<parameter
name=
"arbitrationPriority"
value=
"1"
/>
<parameter
name=
"baseAddress"
value=
"0x
5
000"
/>
<parameter
name=
"baseAddress"
value=
"0x
8
000"
/>
</connection>
<connection
kind=
"interrupt"
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment