Skip to content
Snippets Groups Projects
Commit c4a331e5 authored by Daniel van der Schuur's avatar Daniel van der Schuur
Browse files

-Fixed DDR3 I/O type in port declaration.

parent d668a64e
Branches
No related tags found
No related merge requests found
......@@ -87,9 +87,9 @@ ENTITY apertif_unb1_fn_beamformer_base IS
SI_FN_3_CNTRL : INOUT STD_LOGIC_VECTOR(c_unb1_board_ci.tr.cntrl_w-1 DOWNTO 0);
SI_FN_RSTN : OUT STD_LOGIC := '1'; -- ResetN is pulled up in the Vitesse chip, but pulled down again by external 1k resistor.
-- So we need to assign a '1' to it.
MB_I_IN : IN t_tech_ddr_phy_in_arr(g_use_MB_I-1 DOWNTO 0);
MB_I_IO : INOUT t_tech_ddr_phy_io_arr(g_use_MB_I-1 DOWNTO 0);
MB_I_OU : OUT t_tech_ddr_phy_ou_arr(g_use_MB_I-1 DOWNTO 0)
MB_I_IN : IN t_tech_ddr3_phy_in_arr(g_use_MB_I-1 DOWNTO 0);
MB_I_IO : INOUT t_tech_ddr3_phy_io_arr(g_use_MB_I-1 DOWNTO 0);
MB_I_OU : OUT t_tech_ddr3_phy_ou_arr(g_use_MB_I-1 DOWNTO 0)
);
END apertif_unb1_fn_beamformer_base;
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment