Skip to content
Snippets Groups Projects
Commit c327f8b8 authored by Zanting's avatar Zanting
Browse files

First check-in of unb1_reorder.

parent 15d8da90
No related branches found
No related tags found
No related merge requests found
hdl_lib_name = unb1_reorder
hdl_library_clause_name = unb1_reorder_lib
hdl_lib_uses_synth = common technology mm i2c unb1_board dp eth tech_tse diag io_ddr reorder
hdl_lib_uses_sim =
hdl_lib_technology = ip_stratixiv
build_dir_sim = $HDL_BUILD_DIR
build_dir_synth = $HDL_BUILD_DIR
synth_files =
$HDL_BUILD_DIR/quartus/unb1_reorder/sopc_unb1_reorder.vhd
src/vhdl/node_unb1_reorder.vhd
src/vhdl/mmm_unb1_reorder.vhd
src/vhdl/unb1_reorder.vhd
test_bench_files =
synth_top_level_entity =
quartus_copy_files =
quartus/sopc_unb1_reorder.sopc .
quartus_qsf_files =
$RADIOHDL/boards/uniboard1/libraries/unb1_board/quartus/unb1_board.qsf
quartus_tcl_files =
quartus/unb1_reorder_pins.tcl
quartus/unb1_reorder_pins_constraints.tcl
quartus_vhdl_files =
quartus_qip_files =
$RADIOHDL/libraries/technology/ip_stratixiv/ddr3_uphy_4g_800_master/generated/ip_stratixiv_ddr3_uphy_4g_800_master.qip
$RADIOHDL/build/quartus/unb1_reorder/sopc_unb1_reorder.qip
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment