Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
be60ae75
Commit
be60ae75
authored
2 years ago
by
Reinier van der Walle
Browse files
Options
Downloads
Patches
Plain Diff
Revert "corrected compile_ip.tcl"
This reverts commit
c0e6e66d
parent
006c4906
No related branches found
No related tags found
1 merge request
!307
Revert "corrected compile_ip.tcl"
Pipeline
#43148
failed
2 years ago
Stage: simulation
Stage: synthesis
Stage: hardware
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/technology/ip_arria10_e2sg/altera_libraries/altera_emif_1910/compile_ip.tcl
+4
-4
4 additions, 4 deletions
...a10_e2sg/altera_libraries/altera_emif_1910/compile_ip.tcl
with
4 additions
and
4 deletions
libraries/technology/ip_arria10_e2sg/altera_libraries/altera_emif_1910/compile_ip.tcl
+
4
−
4
View file @
be60ae75
...
...
@@ -41,9 +41,9 @@ set IP_DIR "$env(HDL_BUILD_DIR)/$env(BUILDSET)/qsys-generate/ip_arria10_e2sg_d
# ddr4_16g_1600_72b
set IP_DIR
"
$env
(HDL_BUILD_DIR)/
$env
(BUILDSET)/qsys-generate/ip_arria10_e2sg_ddr4_16g_1600_72b/sim"
vlog -sv
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
mqx4bea
_top.sv"
-work altera_emif_arch_nf_191
vlog -sv
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
mqx4bea
_io_aux.sv"
-work altera_emif_arch_nf_191
vcom
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
mqx4bea
.vhd"
-work altera_emif_arch_nf_191
vlog -sv
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
slbjghy
_top.sv"
-work altera_emif_arch_nf_191
vlog -sv
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
slbjghy
_io_aux.sv"
-work altera_emif_arch_nf_191
vcom
"
$
IP_DIR/../altera_emif_arch_nf_191/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_arch_nf_191_
slbjghy
.vhd"
-work altera_emif_arch_nf_191
# ddr4_8g_1600
set IP_DIR
"
$env
(HDL_BUILD_DIR)/
$env
(BUILDSET)/qsys-generate/ip_arria10_e2sg_ddr4_8g_1600/sim"
...
...
@@ -161,5 +161,5 @@ set IP_DIR "$env(HDL_BUILD_DIR)/$env(BUILDSET)/qsys-generate/ip_arria10_e2sg_d
vcom
"
$
IP_DIR/../altera_emif_1910/sim/ip_arria10_e2sg_ddr4_16g_1600_64b_altera_emif_1910_rvperma.vhd"
-work altera_emif_1910
set IP_DIR
"
$env
(HDL_BUILD_DIR)/
$env
(BUILDSET)/qsys-generate/ip_arria10_e2sg_ddr4_16g_1600_72b/sim"
vcom
"
$
IP_DIR/../altera_emif_1910/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_1910_
vq72fg
q.vhd"
-work altera_emif_1910
vcom
"
$
IP_DIR/../altera_emif_1910/sim/ip_arria10_e2sg_ddr4_16g_1600_72b_altera_emif_1910_
3t6zvq
q.vhd"
-work altera_emif_1910
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment