Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
be1e03ac
Commit
be1e03ac
authored
10 years ago
by
Pepping
Browse files
Options
Downloads
Patches
Plain Diff
removed commented code
parent
032b24dc
Branches
Branches containing commit
Tags
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/base/reorder/tb/python/tc_reorder_transpose.py
+2
-24
2 additions, 24 deletions
libraries/base/reorder/tb/python/tc_reorder_transpose.py
with
2 additions
and
24 deletions
libraries/base/reorder/tb/python/tc_reorder_transpose.py
+
2
−
24
View file @
be1e03ac
...
...
@@ -86,7 +86,7 @@ c_bg_nof_streams = 4
c_bg_ram_size
=
g_wr_chunksize
*
g_nof_blocks
c_in_dat_w
=
8
c_db_nof_streams
=
c_bg_nof_streams
c_db_ram_size
=
c_bg_ram_size
#g_rd_chunksize * g_rd_nof_chunks * g_nof_blocks
c_db_ram_size
=
c_bg_ram_size
c_frame_size
=
g_wr_chunksize
c_nof_int_streams
=
1
c_ena_pre_transpose
=
True
...
...
@@ -96,7 +96,7 @@ c_force_early_sync = 0
tc
.
append_log
(
3
,
'
>>>
'
)
tc
.
append_log
(
1
,
'
>>> Title : Test
bench for ddr3
_transpose
'
)
tc
.
append_log
(
1
,
'
>>> Title : Test
script for reorder
_transpose
'
)
tc
.
append_log
(
3
,
'
>>>
'
)
tc
.
append_log
(
3
,
''
)
tc
.
set_result
(
'
PASSED
'
)
...
...
@@ -118,20 +118,6 @@ ss = pi_ss_ss_wide.PiSsSsWide (tc, io, c_frame_size*g_rd_chunksize, c_nof_int_st
dsp_test_bg
=
dsp_test
.
DspTest
(
inDatW
=
c_in_dat_w
)
# Function for generating stimuli and generating hex files.
#def gen_bg_hex_files(c_nof_values = 1024, c_nof_streams = 4):
# data = []
# for i in range(c_nof_streams):
# stream_re = []
# stream_im = []
# for j in range(c_nof_values):
# stream_re.append(j)
# stream_im.append(i)
# data_concat = dsp_test_bg.concatenate_two_lists(stream_re, stream_im, c_in_dat_w)
# data.append(data_concat)
# filename = "../../src/hex/tb_bg_dat_" + str(i) + ".hex"
# mem_init_file.list_to_hex(list_in=data_concat, filename=filename, mem_width=c_nof_complex*c_in_dat_w, mem_depth=2**(ceil_log2(c_bg_ram_size)))
# return data
def
gen_bg_hex_files
(
c_framesize
=
64
,
c_nof_frames
=
32
,
c_nof_streams
=
4
):
data
=
[]
for
i
in
range
(
c_nof_streams
):
...
...
@@ -161,8 +147,6 @@ if __name__ == "__main__":
if
c_ena_pre_transpose
:
ss
.
write_selects
(
ss_list
)
# for i in ss_list:
# print i
###############################################################################
#
# Create stimuli for the BG
...
...
@@ -267,12 +251,6 @@ if __name__ == "__main__":
ref_data_re
.
append
(
data_re
)
ref_data_im
.
append
(
data_im
)
# print "real + imag"
# for i in range(len(ref_data_re)):
# for j in range(len(ref_data_re[i])):
# print "concat: >%X< real: >%X< imag: >%X< " % (ref_data_split[i][j], ref_data_re[i][j], ref_data_im[i][j])
# print
#
# Poll the databuffer to check if the response is there.
# Retry after 3 seconds so we don't issue too many MM reads in case of simulation.
do_until_ge
(
db_re
.
read_nof_words
,
ms_retry
=
3000
,
val
=
c_db_ram_size
,
s_timeout
=
3600
)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment