Skip to content
Snippets Groups Projects
Commit b774ec78 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Corrected create_modelsim_project_file() when nof synth_files is 0.

parent f425d318
No related branches found
No related tags found
No related merge requests found
......@@ -123,7 +123,7 @@ class ModelsimConfig(hdl_config.HdlConfig):
if nof_test_bench_files>0:
project_folders.append('test_bench')
for j in range(nof_test_bench_files):
fp.write('Project_File_P_%d = folder %s compile_order %d %s\n' % (i+j+1, project_folders[-1], i+j+1, project_file_p_defaults))
fp.write('Project_File_P_%d = folder %s compile_order %d %s\n' % (nof_synth_files+j, project_folders[-1], nof_synth_files+j, project_file_p_defaults))
fp.write('Project_Folder_Count = %d\n' % len(project_folders))
for i, fd in enumerate(project_folders):
fp.write('Project_Folder_%d = %s\n' % (i, fd))
......@@ -144,7 +144,7 @@ class ModelsimConfig(hdl_config.HdlConfig):
# Write [vsim] section
fp.write('[vsim]\n')
fp.write('RunLength = 0 ps\n')
fp.write('resolution = 1ps\n')
fp.write('resolution = 1fs\n')
fp.write('IterationLimit = 100\n')
fp.write('DefaultRadix = decimal\n')
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment