Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
b64c6a5b
Commit
b64c6a5b
authored
10 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Added tb_tb_tb_unb1_board_regression.vhd with all self-checking tb.
parent
ae44191c
No related branches found
Branches containing commit
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
boards/uniboard1/libraries/unb1_board/hdllib.cfg
+2
-0
2 additions, 0 deletions
boards/uniboard1/libraries/unb1_board/hdllib.cfg
boards/uniboard1/libraries/unb1_board/tb/vhdl/tb_tb_tb_unb1_board_regression.vhd
+41
-0
41 additions, 0 deletions
...ies/unb1_board/tb/vhdl/tb_tb_tb_unb1_board_regression.vhd
with
43 additions
and
0 deletions
boards/uniboard1/libraries/unb1_board/hdllib.cfg
+
2
−
0
View file @
b64c6a5b
...
...
@@ -57,3 +57,5 @@ test_bench_files =
tb/vhdl/unb1_board_back_model_sl.vhd
tb/vhdl/tb_unb1_board_mesh_reorder_bidir.vhd
tb/vhdl/tb_tb_tb_unb1_board_regression.vhd
This diff is collapsed.
Click to expand it.
boards/uniboard1/libraries/unb1_board/tb/vhdl/tb_tb_tb_unb1_board_regression.vhd
0 → 100644
+
41
−
0
View file @
b64c6a5b
-------------------------------------------------------------------------------
--
-- Copyright (C) 2014
-- ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
-- JIVE (Joint Institute for VLBI in Europe) <http://www.jive.nl/>
-- P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.
--
-------------------------------------------------------------------------------
-- Purpose: Multi-testbench for regression test of all tb in unb1_board library
-- Description:
-- Usage:
-- > as 4
-- > run -all
LIBRARY
IEEE
;
USE
IEEE
.
std_logic_1164
.
ALL
;
ENTITY
tb_tb_tb_unb1_board_regression
IS
END
tb_tb_tb_unb1_board_regression
;
ARCHITECTURE
tb
OF
tb_tb_tb_unb1_board_regression
IS
BEGIN
u_tb_mms_unb1_board_sens
:
ENTITY
work
.
tb_mms_unb1_board_sens
;
u_tb_unb1_board_mesh_reorder_bidir
:
ENTITY
work
.
tb_unb1_board_mesh_reorder_bidir
;
END
tb
;
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment