Skip to content
Snippets Groups Projects
Commit a4f13ac0 authored by Pepping's avatar Pepping
Browse files

Initial commit

parent 19b3c9ad
Branches
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
libraries/dsp/filter/hdllib.cfg
+ 1
− 0
View file @ a4f13ac0
......@@ -16,3 +16,4 @@ test_bench_files =
$UNB/Firmware/dsp/filter/tb/vhdl/tb_fil_ppf_single.vhd
$UNB/Firmware/dsp/filter/tb/vhdl/tb_fil_ppf_wide.vhd
modelsim_copy_files = src/hex hex
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment