Skip to content
Snippets Groups Projects
Commit 92b1388c authored by David Brouwer's avatar David Brouwer
Browse files

New IP version for iwave using Agilex 7 (agi027_xxxx) selected variant...

New IP version for iwave using Agilex 7 (agi027_xxxx) selected variant 10AX115U3F45E2SG. Based on ip_arria10_e2sg/ddio/compile_ip.tcl. Replaced information except description.
parent 32d5e46e
No related branches found
No related tags found
1 merge request!364Porting ddio/iobuf for Intel Agilex 7
# ------------------------------------------------------------------------------
#
# Copyright 2023
# ASTRON (Netherlands Institute for Radio Astronomy) <http://www.astron.nl/>
# P.O.Box 2, 7990 AA Dwingeloo, The Netherlands
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# ------------------------------------------------------------------------------
#
# Author: D.F. Brouwer
# Description:
# This file is based on generated file mentor/msim_setup.tcl.
# - the values for modelsim_search_libraries key in the hdllib.cfg follow from altera libraries vmap section in the msim_setup.tcl
# - vmap for the IP specific libraries and compile all IP source files into those libraries similar as in the msim_setup.tcl
# - replace QSYS_SIMDIR by IP_DIR
# - if the testbench is also generated with QSYS then only the IP_TBDIR files are needed, because these also contain the source files.
#vlib ./work/ ;# Assume library work already exist
set IPMODEL "SIM";
#set IPMODEL "PHY";
if {$IPMODEL=="PHY"} {
# OUTDATED AND NOT USED!!
# This file is based on Qsys-generated file msim_setup.tcl.
set IP_DIR "$env(HDL_BUILD_DIR)/$env(BUILDSET)/qsys-generate/ip_agi027_xxxx_ddio_in_1/sim"
#vlib ./work/ ;# Assume library work already exists
vmap ip_agi027_xxxx_ddio_in_1_altera_gpio_core10_2100 ./work/
vmap ip_agi027_xxxx_ddio_in_1_altera_gpio_2100 ./work/
vlog -sv "$IP_DIR/../altera_gpio_core10_2100/sim/mentor/altera_gpio.sv" -work ip_agi027_xxxx_ddio_in_1_altera_gpio_core10_2100
vcom "$IP_DIR/../altera_gpio_2100/sim/ip_agi027_xxxx_ddio_in_1_altera_gpio_2100_nhqe4ta.vhd" -work ip_agi027_xxxx_ddio_in_1_altera_gpio_2100
vcom "$IP_DIR/ip_agi027_xxxx_ddio_in_1.vhd"
set IP_DIR "$env(HDL_BUILD_DIR)/$env(BUILDSET)/qsys-generate/ip_agi027_xxxx_ddio_out_1/sim"
#vlib ./work/ ;# Assume library work already exists
vmap ip_agi027_xxxx_ddio_out_1_altera_gpio_core10_2100 ./work/
vmap ip_agi027_xxxx_ddio_out_1_altera_gpio_2100 ./work/
vlog -sv "$IP_DIR/../altera_gpio_core10_2100/sim/mentor/altera_gpio.sv" -work ip_agi027_xxxx_ddio_out_1_altera_gpio_core10_2100
vcom "$IP_DIR/../altera_gpio_2100/sim/ip_agi027_xxxx_ddio_out_1_altera_gpio_2100_e4tgwdq.vhd" -work ip_agi027_xxxx_ddio_out_1_altera_gpio_2100
vcom "$IP_DIR/ip_agi027_xxxx_ddio_out_1.vhd"
} else {
# This file uses a behavioral model because the PHY model does not compile OK, see README.txt.
set SIM_DIR "$env(HDL_WORK)/libraries/technology/ip_agi027_xxxx/ddio/sim/"
vcom "$SIM_DIR/ip_agi027_xxxx_ddio_in_1.vhd"
vcom "$SIM_DIR/ip_agi027_xxxx_ddio_out_1.vhd"
vcom "$SIM_DIR/tb_ip_agi027_xxxx_ddio_1.vhd"
}
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment