Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

91c65aea

Commit 91c65aea authored 10 years ago by Eric Kooistra

Downloads
- Patches
- Plain Diff

Use new tech_eth_10g_clocks.vhd to connect the clocks at eth_10g top level.

parent 4580c668

No related branches found

No related tags found

No related merge requests found

Changes 5

Hide whitespace changes

Inline Side-by-side

Showing

libraries/technology/eth_10g/hdllib.cfg 1 addition, 0 deletions

libraries/technology/eth_10g/hdllib.cfg
libraries/technology/eth_10g/tb_tech_eth_10g.vhd 55 additions, 44 deletions

libraries/technology/eth_10g/tb_tech_eth_10g.vhd
libraries/technology/eth_10g/tech_eth_10g.vhd 29 additions, 27 deletions

libraries/technology/eth_10g/tech_eth_10g.vhd
libraries/technology/eth_10g/tech_eth_10g_clocks.vhd 96 additions, 0 deletions

libraries/technology/eth_10g/tech_eth_10g_clocks.vhd
libraries/technology/eth_10g/tech_eth_10g_stratixiv.vhd 20 additions, 20 deletions

libraries/technology/eth_10g/tech_eth_10g_stratixiv.vhd

with 201 additions and 91 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment