Skip to content
Snippets Groups Projects
Commit 8ecde19e authored by Kenneth Hiemstra's avatar Kenneth Hiemstra
Browse files

modelsim fixes

parent 01241a40
No related branches found
No related tags found
2 merge requests!100Removed text for XSub that is now written in Confluence Subband correlator...,!77Resolve L2SDP-37 (merge request)
......@@ -2,15 +2,15 @@ hdl_lib_name = ip_arria10_e2sg_altera_eth_tse_1940
hdl_library_clause_name = altera_eth_tse_1940
hdl_lib_uses_synth =
hdl_lib_uses_sim =
ip_arria10_e2sg_altera_eth_tse_mac_1940
ip_arria10_e2sg_altera_eth_tse_avalon_arbiter_1940
ip_arria10_e2sg_altera_eth_tse_pcs_pma_nf_phyip_1940
ip_arria10_e2sg_altera_eth_tse_pcs_pma_nf_lvds_1940
ip_arria10_e2sg_altera_xcvr_native_a10_1940
ip_arria10_e2sg_altera_eth_tse_nf_phyip_terminator_1940
ip_arria10_e2sg_altera_eth_tse_nf_lvds_terminator_1940
ip_arria10_e2sg_altera_lvds_1940
ip_arria10_e2sg_altera_reset_controller_1940
ip_arria10_e2sg_altera_eth_tse_mac_194
ip_arria10_e2sg_altera_eth_tse_avalon_arbiter_194
ip_arria10_e2sg_altera_eth_tse_pcs_pma_nf_phyip_194
ip_arria10_e2sg_altera_eth_tse_pcs_pma_nf_lvds_194
ip_arria10_e2sg_altera_xcvr_native_a10_194
ip_arria10_e2sg_altera_eth_tse_nf_phyip_terminator_194
ip_arria10_e2sg_altera_eth_tse_nf_lvds_terminator_194
ip_arria10_e2sg_altera_lvds_194
ip_arria10_e2sg_altera_reset_controller_194
hdl_lib_technology = ip_arria10_e2sg
......
hdl_lib_name = ip_arria10_e2sg_altera_iopll_194
hdl_library_clause_name = altera_iopll_194
hdl_lib_name = ip_arria10_e2sg_altera_iopll_1930
hdl_library_clause_name = altera_iopll_1930
hdl_lib_uses_synth =
hdl_lib_uses_sim =
hdl_lib_technology = ip_arria10_e2sg
......
hdl_lib_name = ip_arria10_e2sg_altera_remote_update_1910
hdl_library_clause_name = altera_remote_update_1910
hdl_lib_uses_synth =
hdl_lib_uses_sim = ip_arria10_e2sg_altera_remote_update_core_1910
hdl_lib_uses_sim =
#ip_arria10_e2sg_altera_remote_update_core_1910
hdl_lib_technology = ip_arria10_e2sg
synth_files =
......
hdl_lib_name = ip_arria10_e2sg_jesd204b
hdl_library_clause_name = ip_arria10_e2sg_jesd204b_lib
hdl_lib_uses_synth = technology tech_pll common dp
hdl_lib_uses_sim = ip_arria10_e2sg_jesd204b_rx_core_pll_200MHz_altera_iopll_1930
hdl_lib_uses_sim =
#ip_arria10_e2sg_jesd204b_rx_core_pll_200MHz_altera_iopll_1930
#ip_arria10_e2sg_altera_jesd204_180 ip_arria10_e2sg_altera_xcvr_reset_control_180 ip_arria10_e2sg_altera_iopll_180 ip_arria10_e2sg_altera_reset_sequencer_180
hdl_lib_technology = ip_arria10_e2sg
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment