Skip to content
Snippets Groups Projects
Commit 78fde0c9 authored by David Brouwer's avatar David Brouwer
Browse files

Updated DEVICE AGIB027R31A1I1VB -> AGIB027R31B1E1V

parent 7ad63b95
No related branches found
No related tags found
1 merge request!371Updated DEVICE AGIB027R31A1I1VB -> AGIB027R31B1E1V
Pipeline #67795 passed
...@@ -29,7 +29,8 @@ Contents: ...@@ -29,7 +29,8 @@ Contents:
3) Parameters (ALMA vs LOFAR2) 3) Parameters (ALMA vs LOFAR2)
4) Synthesis 4) Synthesis
5) Agilex7 issues 5) Agilex7 issues
6) References 6) Remarks
7) References
...@@ -161,7 +162,13 @@ Contents: ...@@ -161,7 +162,13 @@ Contents:
. Solutions to solved Critical Warnings and Errors are described in the qsf file. . Solutions to solved Critical Warnings and Errors are described in the qsf file.
6) References: 6) Remarks:
. 20231220_BrD: Updated set_global_assignment -name DEVICE from AGIB027R31A1I1VB to AGIB027R31B1E1V
This is the delivered part.
7) References:
[1] "Virtual Pin Assignments in a Partial Design", Apr 17, 2021, [1] "Virtual Pin Assignments in a Partial Design", Apr 17, 2021,
https://www.youtube.com/watch?v=QET0lC-jdAQ https://www.youtube.com/watch?v=QET0lC-jdAQ
......
...@@ -19,7 +19,7 @@ ...@@ -19,7 +19,7 @@
############################################################################### ###############################################################################
# #
# Author: # Author:
# . D.F. Brouwer, 24 November 2023 # . D.F. Brouwer, 24 November 2023 (updated 20 December 2023)
# Purpose: # Purpose:
# . Synthesis of wpfb_unit_dev to investigate resource usages, timing reports # . Synthesis of wpfb_unit_dev to investigate resource usages, timing reports
# with fmax summary and time critical paths. # with fmax summary and time critical paths.
...@@ -34,7 +34,10 @@ set_global_assignment -name LAST_QUARTUS_VERSION "23.2.0 Pro Edition" ...@@ -34,7 +34,10 @@ set_global_assignment -name LAST_QUARTUS_VERSION "23.2.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE AGIB027R31A1I1VB # Delivered FPGA DEVICE PART
set_global_assignment -name DEVICE AGIB027R31B1E1V
# Seleced FPGA DEVICE PART for configuration until delivery
#set_global_assignment -name DEVICE AGIB027R31A1I1VB
set_global_assignment -name FAMILY "Agilex 7" set_global_assignment -name FAMILY "Agilex 7"
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256 set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT" set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment