Created new synth file by copying the tech_memory_ram_crw_crw, because the...

Created new synth file by copying the tech_memory_ram_crw_crw, because the Agilex 7 is not supporting the crw_crw variant as used for the previous device types. For them the same clock is providing twice.