Skip to content
Snippets Groups Projects
Commit 6b37d4b7 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

JESD204B IP does support mm_clk in sim.

parent 5894ad5c
No related branches found
No related tags found
1 merge request!258Shortened sync interval and used pps_rst to make the tb simulate faster (few...
Hide whitespace changes
Inline Side-by-side
applications/lofar2/libraries/sdp/src/vhdl/node_sdp_adc_input_and_timing.vhd
+ 1
− 1
View file @ 6b37d4b7
......@@ -172,7 +172,7 @@ BEGIN
u_jesd204b: ENTITY tech_jesd204b_lib.tech_jesd204b
GENERIC MAP(
g_sim => g_sim,
g_sim => FALSE, -- do not use g_sim, because JESD204B IP does support mm_clk in sim
g_nof_streams => c_sdp_S_pn,
g_nof_sync_n => c_sdp_N_sync_jesd,
g_jesd_freq => c_sdp_jesd204b_freq
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment