Skip to content
Snippets Groups Projects
Commit 692ddc62 authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added ALTERA_HW_TCL_KEEP_TEMP_FILES to try to avoid an Quartus warning with Qsys.

parent 7b94f81e
No related branches found
No related tags found
No related merge requests found
...@@ -40,6 +40,9 @@ ${NIOSDIR}/bin:\ ...@@ -40,6 +40,9 @@ ${NIOSDIR}/bin:\
${NIOSDIR}/bin/gnu/H-i686-pc-linux-gnu/bin:\ ${NIOSDIR}/bin/gnu/H-i686-pc-linux-gnu/bin:\
${NIOSDIR}/sdk2/bin ${NIOSDIR}/sdk2/bin
# Qsys
export ALTERA_HW_TCL_KEEP_TEMP_FILES=1
# User synthesis timestamp in FPGA image # User synthesis timestamp in FPGA image
export UNB_COMPILE_STAMPS=1 export UNB_COMPILE_STAMPS=1
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment