Skip to content
Snippets Groups Projects
Commit 6356eee3 authored by Jan Oudman's avatar Jan Oudman
Browse files

synced system info to fix address error (L2SDP-148)

parent 43cc14b6
No related branches found
No related tags found
1 merge request!101Merged sub-branch L2SDP-151 into L2SDP-143 (st_histogram rework)
...@@ -4893,47 +4893,6 @@ ...@@ -4893,47 +4893,6 @@
</componentDefinition>]]></parameter> </componentDefinition>]]></parameter>
<parameter name="defaultBoundary"><![CDATA[<boundaryDefinition> <parameter name="defaultBoundary"><![CDATA[<boundaryDefinition>
<interfaces> <interfaces>
<interface>
<name>clk</name>
<type>clock</type>
<isStart>true</isStart>
<ports>
<port>
<name>clk_out</name>
<role>clk</role>
<direction>Output</direction>
<width>1</width>
<lowerBound>0</lowerBound>
<vhdlType>STD_LOGIC</vhdlType>
</port>
</ports>
<assignments>
<assignmentValueMap/>
</assignments>
<parameters>
<parameterValueMap>
<entry>
<key>associatedDirectClock</key>
<value>clk_in</value>
</entry>
<entry>
<key>clockRate</key>
<value>100000000</value>
</entry>
<entry>
<key>clockRateKnown</key>
<value>true</value>
</entry>
<entry>
<key>externallyDriven</key>
<value>true</value>
</entry>
<entry>
<key>ptfSchematicName</key>
</entry>
</parameterValueMap>
</parameters>
</interface>
<interface> <interface>
<name>clk_in</name> <name>clk_in</name>
<type>clock</type> <type>clock</type>
...@@ -5006,6 +4965,47 @@ ...@@ -5006,6 +4965,47 @@
</parameterValueMap> </parameterValueMap>
</parameters> </parameters>
</interface> </interface>
<interface>
<name>clk</name>
<type>clock</type>
<isStart>true</isStart>
<ports>
<port>
<name>clk_out</name>
<role>clk</role>
<direction>Output</direction>
<width>1</width>
<lowerBound>0</lowerBound>
<vhdlType>STD_LOGIC</vhdlType>
</port>
</ports>
<assignments>
<assignmentValueMap/>
</assignments>
<parameters>
<parameterValueMap>
<entry>
<key>associatedDirectClock</key>
<value>clk_in</value>
</entry>
<entry>
<key>clockRate</key>
<value>100000000</value>
</entry>
<entry>
<key>clockRateKnown</key>
<value>true</value>
</entry>
<entry>
<key>externallyDriven</key>
<value>true</value>
</entry>
<entry>
<key>ptfSchematicName</key>
</entry>
</parameterValueMap>
</parameters>
</interface>
<interface> <interface>
<name>clk_reset</name> <name>clk_reset</name>
<type>reset</type> <type>reset</type>
...@@ -18379,7 +18379,7 @@ ...@@ -18379,7 +18379,7 @@
</fileSets> </fileSets>
</generationInfoDefinition>]]></parameter> </generationInfoDefinition>]]></parameter>
<parameter name="hlsFile" value="" /> <parameter name="hlsFile" value="" />
<parameter name="logicalView">ip/qsys_lofar2_unb2b_adc/qsys_lofar2_unb2b_adc_ram_st_histogram.ip</parameter> <parameter name="logicalView">../../../../../build/unb2b/quartus/lofar2_unb2b_adc/ip/qsys_lofar2_unb2b_adc/qsys_lofar2_unb2b_adc_ram_st_histogram.ip</parameter>
<parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition> <parameter name="moduleAssignmentDefinition"><![CDATA[<assignmentDefinition>
<assignmentValueMap/> <assignmentValueMap/>
</assignmentDefinition>]]></parameter> </assignmentDefinition>]]></parameter>
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment