Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

H

HDL
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Iterations
- Wiki
- Requirements
- Jira
- Environments
- Incidents

Snippets Groups Projects

51065d00

Commit 51065d00 authored 9 years ago by Zanting

Downloads
- Patches
- Plain Diff

Added DDR3 UniPHY 4GB single rank master 800MT IP

parent 2eaa79ab

No related branches found

No related tags found

Loading

Changes 5

Expand all Hide whitespace changes

Inline Side-by-side

Showing

libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_master/compile_ip.tcl 155 additions, 0 deletions

...atixiv/ddr3_uphy_4g_single_rank_800_master/compile_ip.tcl
libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_master/copy_hex_files.tcl 32 additions, 0 deletions

...iv/ddr3_uphy_4g_single_rank_800_master/copy_hex_files.tcl
libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_master/generate_ip.sh 50 additions, 0 deletions

...atixiv/ddr3_uphy_4g_single_rank_800_master/generate_ip.sh
libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_master/hdllib.cfg 17 additions, 0 deletions

..._stratixiv/ddr3_uphy_4g_single_rank_800_master/hdllib.cfg
libraries/technology/ip_stratixiv/ddr3_uphy_4g_single_rank_800_master/ip_stratixiv_ddr3_uphy_4g_single_rank_800_master.v 394 additions, 0 deletions

...master/ip_stratixiv_ddr3_uphy_4g_single_rank_800_master.v

with 648 additions and 0 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment