Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
4a7e01d8
Commit
4a7e01d8
authored
5 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Added description of tasks of the SDP OPC-UA server.
parent
41236949
No related branches found
No related tags found
1 merge request
!6
Master
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/lofar2/doc/prestudy/station2_opc_ua.txt
+13
-0
13 additions, 0 deletions
applications/lofar2/doc/prestudy/station2_opc_ua.txt
with
13 additions
and
0 deletions
applications/lofar2/doc/prestudy/station2_opc_ua.txt
+
13
−
0
View file @
4a7e01d8
...
@@ -76,3 +76,16 @@ Needed:
...
@@ -76,3 +76,16 @@ Needed:
The tasks of the SDP OPC-UA server are:
* Translate between OPC-UA interface at Station Control side and Gemini protocol over UDP/IP at
UniBoard2 side
* Obtain the named register map of the FPGA firmware from a definition in YAML (the schema for
the description in YAML is defined in ARGS = automatic register generation system).
* Present the registers per FPGA for the array of FPGAs as data points in OPC-UA. This could be
generated automatically based on the regmap description in YAML for each FPGA
* Present registers that are distributed over an array of FPGAs as a single array of data points
in OPC-UA (e.g. for beamformer weights, crosslet statistics). This abstracts away the notion
of which FPGA takes care of which signal inputs, instead all signal inputs are represented as
a single array. This is probably a manually written software layer / add-on in the SDP
OPC-CU server.
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment