Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
4575e954
Commit
4575e954
authored
May 9, 2016
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
datetime import timedelta
parent
ddf9efe0
No related branches found
No related tags found
No related merge requests found
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
tools/oneclick/base/modelsim_regression_test_vhdl.py
+7
-3
7 additions, 3 deletions
tools/oneclick/base/modelsim_regression_test_vhdl.py
with
7 additions
and
3 deletions
tools/oneclick/base/modelsim_regression_test_vhdl.py
+
7
−
3
View file @
4575e954
...
@@ -22,6 +22,10 @@
...
@@ -22,6 +22,10 @@
"""
Regression test generation for simulating pure VHDL test benches with Modelsim.
"""
Regression test generation for simulating pure VHDL test benches with Modelsim.
Preconditions:
- run modelsim_config.py to create the Modelsim project files
- run generate-all-ip.sh to create all technology specific IP HDL
Usage:
Usage:
> python $RADIOHDL/tools/oneclick/base/modelsim_regression_test_vhdl.py -h
> python $RADIOHDL/tools/oneclick/base/modelsim_regression_test_vhdl.py -h
...
@@ -49,7 +53,7 @@ import subprocess
...
@@ -49,7 +53,7 @@ import subprocess
import
glob
import
glob
import
os.path
import
os.path
import
time
import
time
from
datetime
import
timedelta
###############################################################################
###############################################################################
# Parse command line arguments
# Parse command line arguments
...
@@ -260,12 +264,12 @@ if hdl_args.run:
...
@@ -260,12 +264,12 @@ if hdl_args.run:
if
nofFailed
==
0
:
if
nofFailed
==
0
:
fp
.
write
(
'
# Email SUBJECT: All %d VHDL test benches PASSED
\n
'
%
nofTb
)
fp
.
write
(
'
# Email SUBJECT: All %d VHDL test benches PASSED
\n
'
%
nofTb
)
else
:
else
:
fp
.
write
(
'
# Email SUBJECT:
*
Out of %d VHDL test benches %d FAILED
\n
'
%
(
nofTb
,
nofFailed
))
fp
.
write
(
'
# Email SUBJECT: Out of %d VHDL test benches %d FAILED
\n
'
%
(
nofTb
,
nofFailed
))
# Log total test time
# Log total test time
end_time
=
time
.
time
()
end_time
=
time
.
time
()
run_time
=
end_time
-
start_time
run_time
=
end_time
-
start_time
fp
.
write
(
'
# Email MESSAGE: Total regression test duration
: %.1f
seconds
\n
'
%
run_time
)
fp
.
write
(
'
# Email MESSAGE: Total regression test duration
in days,h:m:s = %s
\n
'
%
timedelta
(
seconds
=
run_time
)
)
fp
.
write
(
'
# Email LOG: %s
\n
'
%
logFileNamePath
)
fp
.
write
(
'
# Email LOG: %s
\n
'
%
logFileNamePath
)
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment