Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
4546229e
Commit
4546229e
authored
2 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Default use fast sim model.
parent
03be6aa9
No related branches found
No related tags found
1 merge request
!297
Resolve L2SDP-837 "B"
Pipeline
#40946
passed
2 years ago
Stage: simulation
Stage: synthesis
Changes
1
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
libraries/io/eth/tb/vhdl/tb_eth_tester.vhd
+3
-3
3 additions, 3 deletions
libraries/io/eth/tb/vhdl/tb_eth_tester.vhd
with
3 additions
and
3 deletions
libraries/io/eth/tb/vhdl/tb_eth_tester.vhd
+
3
−
3
View file @
4546229e
...
@@ -60,7 +60,7 @@ ENTITY tb_eth_tester IS
...
@@ -60,7 +60,7 @@ ENTITY tb_eth_tester IS
g_nof_sync
:
NATURAL
:
=
2
;
-- number of BG sync intervals to set c_run_time
g_nof_sync
:
NATURAL
:
=
2
;
-- number of BG sync intervals to set c_run_time
g_nof_streams
:
NATURAL
:
=
1
;
-- <= c_eth_nof_udp_ports = 4 when g_loopback_tx_rx = 1
g_nof_streams
:
NATURAL
:
=
1
;
-- <= c_eth_nof_udp_ports = 4 when g_loopback_tx_rx = 1
g_loopback_eth
:
BOOLEAN
:
=
TRUE
;
-- FALSE = sosi loopback, TRUE = eth loopback (using sim_tse or tech_tse)
g_loopback_eth
:
BOOLEAN
:
=
TRUE
;
-- FALSE = sosi loopback, TRUE = eth loopback (using sim_tse or tech_tse)
g_eth_sim_level
:
NATURAL
:
=
0
;
-- when g_loopback_eth = TRUE, then 0 = use tech_tse IP; 1 = use fast sim_tse model
g_eth_sim_level
:
NATURAL
:
=
1
;
-- when g_loopback_eth = TRUE, then 0 = use tech_tse IP; 1 = use fast sim_tse model
g_corrupted_en
:
BOOLEAN
:
=
FALSE
;
-- when TRUE cause a corrupted Rx packet, when tech_tse is used
g_corrupted_en
:
BOOLEAN
:
=
FALSE
;
-- when TRUE cause a corrupted Rx packet, when tech_tse is used
-- t_diag_block_gen_integer =
-- t_diag_block_gen_integer =
...
@@ -392,8 +392,8 @@ BEGIN
...
@@ -392,8 +392,8 @@ BEGIN
print_str
(
c_tb_str
&
print_str
(
c_tb_str
&
"Rx total counts monitor("
&
NATURAL
'IMAGE
(
I
)
&
") :"
&
"Rx total counts monitor("
&
NATURAL
'IMAGE
(
I
)
&
") :"
&
" nof_packet = "
&
NATURAL
'IMAGE
(
rx_total_count_nof_packet_arr
(
I
))
&
" nof_packet = "
&
NATURAL
'IMAGE
(
rx_total_count_nof_packet_arr
(
I
))
&
", nof_valid
= "
&
NATURAL
'IMAGE
(
rx_total_count_nof_valid_arr
(
I
))
&
", nof_valid = "
&
NATURAL
'IMAGE
(
rx_total_count_nof_valid_arr
(
I
))
&
", nof_corrupted
= "
&
NATURAL
'IMAGE
(
rx_total_count_nof_corrupted_arr
(
I
)));
", nof_corrupted = "
&
NATURAL
'IMAGE
(
rx_total_count_nof_corrupted_arr
(
I
)));
-- Verify, only log when wrong
-- Verify, only log when wrong
IF
g_corrupted_en
=
FALSE
THEN
IF
g_corrupted_en
=
FALSE
THEN
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment