Skip to content
Snippets Groups Projects
Commit 40826c7f authored by Eric Kooistra's avatar Eric Kooistra
Browse files

Added hdl_lib_technology key using mode=1 in hdl_config.py

parent 55a2dcb1
No related branches found
No related tags found
No related merge requests found
Showing
with 21 additions and 1 deletion
hdl_lib_name = common
hdl_library_clause_name = common_lib
hdl_lib_uses = technology tech_memory tech_fifo tech_iobuf tst
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = diag
hdl_library_clause_name = diag_lib
hdl_lib_uses = dp common
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = diagnostics
hdl_library_clause_name = diagnostics_lib
hdl_lib_uses = common dp diag
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = dp
hdl_library_clause_name = dp_lib
hdl_lib_uses = mm common easics
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = mm
hdl_library_clause_name = mm_lib
hdl_lib_uses = common
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = sens
hdl_library_clause_name = sens_lib
hdl_lib_uses = common i2c
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = tst
hdl_library_clause_name = tst_lib
hdl_lib_uses =
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = uth
hdl_library_clause_name = uth_lib
hdl_lib_uses = common dp easics
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = easics
hdl_library_clause_name = easics_lib
hdl_lib_uses =
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = numonyx_m25p128
hdl_library_clause_name = numonyx_m25p128_lib
hdl_lib_uses =
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = epcs
hdl_library_clause_name = epcs_lib
hdl_lib_uses = common dp tech_flash
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = eth
hdl_library_clause_name = eth_lib
hdl_lib_uses = dp common tech_tse
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir= $HDL_BUILD_DIR
synth_files =
src/vhdl/eth_pkg.vhd
$UNB/Firmware/modules/tse/src/vhdl/eth_checksum.vhd
......@@ -30,4 +32,3 @@ test_bench_files =
tb/vhdl/tb_eth_udp_offload.vhd
tb/vhdl/tb_eth_ihl_to_20.vhd
tb/vhdl/tb_tb_tb_eth_regression.vhd
hdl_lib_name = i2c
hdl_library_clause_name = i2c_lib
hdl_lib_uses = common
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = ppsh
hdl_library_clause_name = ppsh_lib
hdl_lib_uses = common
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = remu
hdl_library_clause_name = remu_lib
hdl_lib_uses = common tech_flash
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = tr_nonbonded
hdl_library_clause_name = tr_nonbonded_lib
hdl_lib_uses = common dp diag diagnostics tech_transceiver
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = tech_fifo
hdl_library_clause_name = tech_fifo_lib
hdl_lib_uses = technology ip_stratixiv
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = tech_flash
hdl_library_clause_name = tech_flash_lib
hdl_lib_uses = technology ip_stratixiv
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = technology
hdl_library_clause_name = technology_lib
hdl_lib_uses =
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
hdl_lib_name = tech_iobuf
hdl_library_clause_name = tech_iobuf_lib
hdl_lib_uses = technology ip_stratixiv
hdl_lib_technology =
build_sim_dir = $HDL_BUILD_DIR
build_synth_dir = $HDL_BUILD_DIR
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment