Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
H
HDL
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Jira
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
RTSD
HDL
Commits
3dad18f0
Commit
3dad18f0
authored
2 years ago
by
Eric Kooistra
Browse files
Options
Downloads
Patches
Plain Diff
Added ideas.
parent
6424c57a
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
applications/lofar2/doc/prestudy/station2_sdp_transient_buffer.txt
+9
-1
9 additions, 1 deletion
...ons/lofar2/doc/prestudy/station2_sdp_transient_buffer.txt
with
9 additions
and
1 deletion
applications/lofar2/doc/prestudy/station2_sdp_transient_buffer.txt
+
9
−
1
View file @
3dad18f0
Detailed design: Transient Buffer function (LIFT)
Detailed design: Transient Buffer function (LIFT)
References:
[1] https://plm.astron.nl/polarion/#/project/LOFAR2System/workitem?id=LOFAR2-12060 Transient buffer data
1) DDR4 memory per receiver input
1) DDR4 memory per receiver input
...
@@ -12,8 +14,14 @@ The receiver input data rate is f_adc = 200 MHz and sample width is W_adc = 14 b
...
@@ -12,8 +14,14 @@ The receiver input data rate is f_adc = 200 MHz and sample width is W_adc = 14 b
Assume the samples are stored in 16 b (= 2 bytes), this creates 16/14 = 14 % storage overhead
Assume the samples are stored in 16 b (= 2 bytes), this creates 16/14 = 14 % storage overhead
Assume 4 % storage overhead for packet header information
Assume 4 % storage overhead for packet header information
==> Per recveiver input T_tbuf = 1.33 GByte / (2 byte/sample) / 1.04 / f_adc = 3.2 sec maximum storage time.
==> Per recveiver input T_tbuf = 1.33 GByte / (2 byte/sample) / 1.04 / f_adc = 3.2 sec maximum storage time.
==> Per recveiver input T_tbuf = 1.33 GByte = 10.6 Gbit, so at full 10GbE rate it takes about 1 s to read all samples from 1 receiver input
==> 192 * 1.33 = 256 GByte / LB for T_tbuf = 3.2 s
==> 192 * 1.33 = 256 GByte / LB for T_tbuf = 3.2 s
In [1] time series data en pulse data, wat is pulse data ?
Hoe streng is de 3.33 s, mag 3.2 s ook ?
Hoe streng is de 3.33 s, mag 3.2 s ook ?
Moeten we nog grotere 16 GByte modules gaan aanschaffen en te testen met unb2c, zodat we 2x zoveel storage tijd hebben ?
Gebruik een 16 GByte module per FPGA, zodat uitbreiding naar 6.66 s mopgelijkl is door beide slots the gebruiken
Uitlezen per receiver input, zodat uitlezen van een deel vd receiver inputs mogelijk is (bijv 12 vd 192 in [1])
Defineer TB functie per receiver input:
. zodat de TB functie makkelijk uitbreidbaar is naar meer inputs en naar meer DDR4 modules.
. data capture en uitlezen van een receiver input onafhankelijk kan van de andere receiver inputs
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment